

TPS6206x-Q1 2 × 2 SON パッケージ封止、3MHz、2A、車載用降圧コンバータ

1 特長

- 新製品を利用可能: [TPS628502-Q1](#)、6V 降圧コンバータ、[SOT583](#) パッケージ
- 以下の結果で AEC-Q100 認定済み:
 - デバイス温度グレード 1: 動作時の接合部温度範囲: -40°C ~ 125°C
 - デバイス HBM ESD 分類レベル 2
 - デバイス CDM ESD 分類レベル C4B
- 機能安全規格に対応
 - 機能安全システム設計に役立つ資料を利用可能
- 3MHz のスイッチング周波数
- V_{IN} 範囲: 2.9V ~ 6V
- 最大 97% の効率
- パワーセーブ・モードと 3MHz 固定 PWM モード
- パワー・グッド出力
- PWM モード時の出力電圧精度: ±1.5%
- 出力コンデンサの放電機能
- 静止電流: 18μA (代表値)
- 100% デューティ・サイクル動作による最小のドロップアウト電圧
- 電圧ポジショニング
- クロック・ディザリング
- 2 × 2 × 0.75mm の WSON で供給

2 アプリケーション

- 先進運転支援システム (ADAS)
- 車載用インフォテインメントおよびクラスタ

3 概要

TPS62065-Q1、TPS62067-Q1、TPS62067A-Q1 デバイスは高効率の同期整流式降圧 DC/DC コンバータです。本デバイスは、最大 2A の出力電流を供給できます。


2.9V ~ 6V の入力電圧範囲に対応でき、5V または 3.3V のシステム電源レールからの電力変換に最適です。TPS62065-Q1 および TPS62067-Q1 デバイスは、3MHz の固定スイッチング周波数で動作し、軽負荷電流時にはパワーセーブ・モードに自動的に切り替わり、負荷電流範囲の全体にわたって高効率を維持します。パワーセーブ・モードは、低出力電圧リップルに最適化されています。さらに低ノイズが要求されるアプリケーションの場合、TPS62065-Q1 デバイスは MODE ピンを High にすることで、強制的に固定周波数 PWM モードにすることができます。TPS62067-Q1 にはオープン・ドレインのパワー・グッド出力とパワーセーブ・モードがあり、TPS62067A-Q1 は固定周波数 PWM モードで動作します。シャットダウン・モードでは、消費電流が 5μA に低下し、内部回路により出力コンデンサが放電されます。TPS62065-Q1、TPS62067-Q1、および TPS62067A-Q1 デバイスは 1μH の小型インダクタと、10μF の小型出力コンデンサで動作するよう最適化されているため、最小のソリューション・サイズと、高いレギュレーション性能を実現できます。

新製品の [TPS628502-Q1](#) は BOM コストとサイズを抑え、高効率などの特長を備えています。


製品情報

部品番号	パッケージ ⁽¹⁾	パッケージ・サイズ ⁽²⁾
TPS62065-Q1、 TPS62067-Q1、 TPS62067A-Q1	DSG (WSON, 8)	2.00mm × 2.00mm × 0.80mm

- 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。



代表的なアプリケーション回路



効率と負荷電流との関係



Table of Contents

1 特長	1	9.3 Feature Description.....	11
2 アプリケーション	1	9.4 Device Functional Modes.....	12
3 概要	1	10 Application and Implementation	14
4 Revision History	2	10.1 Application Information.....	14
5 Device Comparison Table	3	10.2 Typical Application.....	14
6 Pin Configuration and Functions	3	10.3 Power Supply Recommendations.....	20
7 Specifications	4	10.4 Layout.....	20
7.1 Absolute Maximum Ratings.....	4	11 Device and Documentation Support	22
7.2 ESD Ratings.....	4	11.1 Device Support.....	22
7.3 Recommended Operating Conditions.....	4	11.2 ドキュメントの更新通知を受け取る方法.....	22
7.4 Thermal Information.....	4	11.3 サポート・リソース.....	22
7.5 Electrical Characteristics.....	5	11.4 Trademarks.....	22
8 Parameter Measurement Information	9	11.5 静電気放電に関する注意事項.....	22
9 Detailed Description	10	11.6 用語集.....	22
9.1 Overview.....	10	12 Mechanical, Packaging, and Orderable Information	22
9.2 Functional Block Diagram.....	10		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (May 2020) to Revision B (August 2023)	Page
• ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
• ドキュメント全体を通してデバイス表のフォーマットを更新し、TPS62067A-Q1 を追加.....	1
• ドキュメントのタイトルを更新.....	1

Changes from Revision * (January 2015) to Revision A (May 2020)	Page
• 機能安全対応の箇条書き項目を追加.....	1
• Updated power-good description.....	11
• Updated the output discharge function description.....	11
• Added PFM/PWM mode checking block description.....	12
• Updated the recommended list of the inductors.....	15
• Corrected the output current value on Figure 20.....	17

5 Device Comparison Table

PART NUMBER	MODE/PG FUNCTION
TPS62065-Q1	MODE = selectable; Power Good = no
TPS62067-Q1	Automatic PWM/PFM transition; Power Good = yes
TPS62067A-Q1	Forced PWM; Power Good = yes

6 Pin Configuration and Functions




图 6-1. DSG Package 8-Pin WSON With Exposed Thermal Pad Top View

表 6-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	PGND	—	GND supply pin for the output stage
2	SW	OUT	This pin is the switch pin and is connected to the internal MOSFET switches. Connect the external inductor between this terminal and the output capacitor.
3	AGND	—	Analog GND supply pin for the control circuit
4	FB	IN	Feedback pin for the internal regulation loop. Connect the external resistor divider to this pin. In case of the fixed output voltage option, connect this pin directly to the output capacitor.
5	EN	IN	This pin is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode. Pulling this pin to high enables the device. This pin must be terminated.
6	MODE/PG	IN	MODE: MODE pin = high forces the device to operate in fixed frequency PWM mode. MODE pin = low enables the power save mode with automatic transition from PFM mode to fixed frequency PWM mode. This pin must be terminated. (TPS62065-Q1)
		Open Drain	PG: Power Good open-drain output. Connect an external pullup resistor to a rail which is below or equal AVIN. (TPS62067-Q1)
7	AVIN	IN	Analog V_{IN} power supply for the control circuit must be connected to PVIN and input capacitor.
8	PVIN	PWR	V_{IN} power supply pin for the output stage
—	Thermal Pad	—	For good thermal performance, this pad must be soldered to the land pattern on the PCB. Use this pad as device GND.

7 Specifications

7.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage ⁽²⁾	AV _{IN} , PV _{IN}	−0.3	7	V
	EN, MODE/PG, FB	−0.3	V _{IN} + 0.3 < 7	
	SW	−0.3	7	
Current (sink)	into PG		1	mA
Current (source)	Peak output	Internally limited		A
Junction temperature, T _J		−40	150	°C
Storage temperature, T _{stg}		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾		±2500
	Charged device model (CDM), per AEC Q100-011	Corner pins (1, 4, 5, and 8)	±750
		Other pins	±500

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
AV _{IN} , PV _{IN} Supply voltage	2.9		6	V
Output current capability			2000	mA
Output voltage range for adjustable voltage	0.8		V _{IN}	V
L Effective Inductance Range	0.7	1	1.6	μH
C _{OUT} Effective Output Capacitance Range	4.5	10	22	μF
T _J Operating junction temperature	−40		125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DSG (WSON) 8 PINS	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	64.78	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	80.60	
R _{θJB}	Junction-to-board thermal resistance	34.63	
ψ _{JT}	Junction-to-top characterization parameter	1.65	
ψ _{JB}	Junction-to-board characterization parameter	35.02	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	6.61	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 Electrical Characteristics

Over operating junction temperature range ($T_J = -40^{\circ}\text{C}$ to 125°C), typical values are at $T_J = 25^{\circ}\text{C}$. Unless otherwise noted, specifications apply for condition $V_{IN} = EN = 3.6\text{ V}$. External components $C_{IN} = 10\text{ }\mu\text{F}$ 0603, $C_{OUT} = 10\text{ }\mu\text{F}$ 0603, $L = 1\text{ }\mu\text{H}$.

PARAMETER		TEST CONDITIONS	MIN		TYP	MAX	UNIT
SUPPLY							
V _{IN}	Input voltage range		2.9			6	V
I _Q	Operating quiescent current	I _{OUT} = 0 mA, device operating in PFM mode and not device not switching	18				μA
I _{SD}	Shutdown current	EN = GND, current into AVIN and PVIN combined	0.1			5	μA
V _{UVLO}	Undervoltage lockout threshold	Falling	1.73	1.78	1.83		V
		Rising	1.9	1.95	1.99		
ENABLE, MODE							
V _{IH}	High level input voltage	2.9 V ≤ V _{IN} ≤ 6 V	1			6	V
V _{IL}	Low level input voltage	2.9 V ≤ V _{IN} ≤ 6 V	0			0.4	V
I _{IN}	Input bias current	EN, Mode tied to GND or AVIN	0.01			1	μA
POWER GOOD OPEN DRAIN OUTPUT							
V _{THPG}	Power good threshold voltage	Rising feedback voltage	93%	95%	98%		
		Falling feedback voltage	87%	90%	92%		
V _{OL}	Output low voltage	I _{OUT} = −1 mA; must be limited by external pullup resistor ⁽²⁾				0.3	V
I _{LKG}	Leakage current into PG pin	V _(PG) = 3.6 V				100	nA
t _{PGDL}	Internal power good delay time		5				μs
POWER SWITCH							
R _{DS(on)}	High-side MOSFET on-resistance	V _{IN} = 3.6 V ⁽²⁾	120		180		mΩ
		V _{IN} = 5 V ⁽²⁾	95		150		
R _{DS(on)}	Low-side MOSFET on-resistance	V _{IN} = 3.6 V ⁽²⁾	90		130		mΩ
		V _{IN} = 5 V ⁽²⁾	75		100		
I _{LIMF}	Forward current limit MOSFET high-side and low-side	2.9 V ≤ V _{IN} ≤ 6 V	2300	2750	3300		mA
T _{SD}	Thermal shutdown	Increasing junction temperature	150				°C
	Thermal shutdown hysteresis	Decreasing junction temperature	10				
OSCILLATOR							
f _{SW}	Oscillator frequency	2.9 V ≤ V _{IN} ≤ 6 V	2.6	3	3.4		MHz
OUTPUT							
V _{ref}	Reference voltage		600				mV
V _{FB(PWM)}	Feedback voltage PWM Mode	PWM operation, MODE = V _{IN} , 2.9 V ≤ V _{IN} ≤ 6 V, 0-mA load	−1.5%	0%	1.5%		
V _{FB(PFM)}	Feedback voltage PFM mode, Voltage Positioning	device in PFM mode, voltage positioning active ⁽¹⁾	1%				
V _{FB}	Load regulation		−0.5				%/A
	Line regulation		0				%/V
R _(Discharge)	Internal discharge resistor	Activated with EN = GND, 2.9 V ≤ V _{IN} ≤ 6 V, 0.8 ≤ V _{OUT} ≤ 3.6 V	75	200	1450		Ω
t _{START}	Start-up time	Time from active EN to reach 95% of V _{OUT}	500				μs

(1) In PFM mode, the internal reference voltage is set to typ. $1.01 \times V_{ref}$. See the parameter measurement information.

(2) Maximum value applies for $T_J = 85^{\circ}\text{C}$

Typical Characteristics

表 7-1. Table of Graphs

		FIGURE
Shutdown Current	Input Voltage and Ambient Temperature	图 7-1
Quiescent Current	Input Voltage	图 7-2
Oscillator Frequency	Input Voltage	图 7-3
Static Drain-Source On-State Resistance	Input Voltage, Low-Side Switch	图 7-4
	Input Voltage, High-Side Switch	图 7-5
$R_{DISCHARGE}$	Input Voltage vs. V_{OUT}	图 7-6

Typical Characteristics




Figure 7-1. Shutdown Current vs Input Voltage and Ambient Temperature




Figure 7-2. Quiescent Current vs Input Voltage




Figure 7-3. Oscillator Frequency vs Input Voltage






Figure 7-4. Static Drain-Source On-State Resistance vs Input Voltage

Typical Characteristics




7-5. Static Drain-Source On-State Resistance vs Input Voltage



7-6. $R_{DISCHARGE}$ vs Input Voltage

8 Parameter Measurement Information



L: LQH44PN1R0NP0, L = 1 μH, Murata, NRG4026T1R2, L = 1.2 μH, Taiyo Yuden

C_{IN}/C_{OUT}: GRM188R60J106U, Murata 0603 size

9 Detailed Description


9.1 Overview

The TPS62065-Q1, TPS62067-Q1 step-down converters operate with 3-MHz (typical) fixed-frequency pulse-width modulation (PWM) at moderate to heavy load currents. At light load currents, the converter can automatically enter power save mode and then operate in pulse-frequency mode (PFM). The TPS62067A-Q1 operates with 3-MHz (typical) fixed-frequency pulse-width modulation (PWM) at all loads.

During PWM operation, the converter uses a unique fast-response voltage-mode controller scheme with input-voltage feedforward to achieve good line and load regulation, which allows the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the high-side MOSFET switch is turned on. The current flows from the input capacitor through the high-side MOSFET switch through the inductor to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips and the control logic turns off the switch. The current-limit comparator also turns off the switch in case the current-limit of the high-side MOSFET switch is exceeded. After a dead time preventing shoot-through current, the low-side MOSFET rectifier is turned on and the inductor current ramps down. The current now flows from the inductor to the output capacitor and to the load. The current returns back to the inductor through the low-side MOSFET rectifier.

The next cycle is initiated by the clock signal again turning off the low-side MOSFET rectifier and turning on the high-side MOSFET switch.

9.2 Functional Block Diagram



A. Function depends on device option.

9.3 Feature Description

9.3.1 Mode Selection (TPS62065-Q1) and Forced PWM Mode (TPS62067A-Q1)

The MODE pin allows mode selection between forced PWM mode and power save mode.

Connecting this pin to GND enables the power save mode with an automatic transition between PWM and PFM mode. Pulling the MODE pin high forces the converter to operate in fixed frequency PWM mode, even at light load currents, which allows simple filtering of the switching frequency for noise-sensitive applications. In this mode, the efficiency is lower compared to when the device is in power save mode during light loads.

The condition of the MODE pin can be changed during operation and allows efficient power management by adjusting the operation mode of the converter to the specific system requirements.

For the TPS62067-Q1, where the MODE pin is replaced with the PG pin, the power save mode is enabled per default. On the other hand, the TPS62067A-Q1 operate at forced PWM by default.

9.3.2 Power Good (PG, TPS62067x-Q1)

The Power Good (PG) pin indicates whether the output voltage has reached its regulation voltage. The PG pin can be used for sequencing of other system rails. The PG pin is an open-drain output that requires a pullup resistor to any voltage up to any voltage rail lower or equal the voltage applied to AVIN pin of the device. A 100-kΩ pullup resistor is recommended, and this value can be adjusted as described in the [Choosing an Appropriate Pullup/Pulldown Resistor for Open Drain Outputs Application Report](#).

If the power-good output is not used, it is recommended to tie to GND or leave open. The PG pin can sink a maximum of 1 mA. 表 9-1 shows the typical logic states of the PG pin.

表 9-1. PG Pin Functional Table

DEVICE CONDITIONS		PG STATUS	
		HIGH IMPEDANCE	LOW
Enable	EN = High, $V_{FB} \geq 0.57\text{ V}$	√	
	EN = High, $V_{FB} \leq 0.54\text{ V}$		√
Shutdown	EN = Low		√
Thermal Shutdown	$T_J > T_{JSD}$		√
UVLO	$V_{IN} < V_{UVLO}$	undefined	

9.3.3 Enable

Setting the EN pin high enables the device. At first, the internal reference is activated and the internal analog circuits are settled. Afterwards, the soft start is activated and the output voltage is ramped up. The output voltage reaches 95% of the nominal value within t_{START} which is 500 μs (typical) after the device has been enabled. The EN input can be used to control power sequencing in a system with various DC-DC converters. The EN pin can connect to the output of another converter to drive the EN pin high and get a sequencing of supply rails.

9.3.4 Shutdown and Output Discharge

When EN is pulled low, the device enters shutdown mode. In this mode, all circuits are disabled and the SW pin is connected to PGND through an internal resistor to discharge the output. This feature ensures a start-up in a discharged output capacitor after the converter is enabled again and prevents a floating charge on the output capacitor. The input voltage must remain higher than 1 V (TYP) to keep the output discharge function.

9.3.5 Soft Start

The devices have an internal soft-start circuit that controls the ramp up of the output voltage. When the converter is enabled and the input voltage is above the UVLO threshold, V_{UVLO} , the output voltage ramps up from 5% to 95% of the nominal value with a t_{Ramp} value of 250 μs (typical). The ramp time limits the inrush current in the converter during start-up and prevents possible input voltage drops when a battery or high impedance power source is used.

During soft start, the switch current-limit is reduced to 1/3 of the nominal value, I_{LIMF} , until the output voltage reaches 1/3 of the nominal value. When the output voltage trips this threshold, the device operates with the nominal current limit, I_{LIMF} .

9.3.6 Undervoltage Lockout (UVLO)

The UVLO circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery. It disables the output stage of the converter after the falling V_{IN} trips the UVLO threshold, V_{UVLO} . The UVLO threshold, V_{UVLO} , for falling V_{IN} is typically 1.78 V. The device starts operation after the rising V_{IN} trips V_{UVLO} again at typically 1.95 V.

9.3.7 Internal Current Limit and Foldback Current Limit For Short-Circuit Protection

During normal operation, the high-side and low-side MOSFET switches are protected by the current limit I_{LIMF} . When the high-side MOSFET switch reaches the current limit, it turns off and the low-side MOSFET switch turns on. The high-side MOSFET switch can only turn on again when the current in the low-side MOSFET switch decreases below I_{LIMF} . The device is capable of providing peak-inductor currents up to the internal current limit, I_{LIMF} .

As soon as the switch current limits are met and the output voltage falls below 1/3 of the nominal output voltage because of overload or short circuit condition, the foldback current limit is enabled. In this case, the switch current-limit is reduced to 1/3 of the nominal value I_{LIMF} .

Because the short-circuit protection is enabled during start-up, the device does not deliver more than 1/3 of the nominal current limit, I_{LIMF} , until the output voltage exceeds 1/3 of the nominal output voltage. This protection must be considered when a load is connected to the output of the converter, which acts as a current sink.

9.3.8 Clock Dithering

To reduce the noise level of switch-frequency harmonics in the higher RF bands, the devices have a built-in clock-dithering circuit. The oscillator frequency is slightly modulated with a sub clock, causing a clock dither of 6 ns (typical).

9.3.9 Thermal Shutdown

As soon as the junction temperature, T_J , exceeds 150°C (typical), the device enters thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned off. The device continues operation with a soft start after the junction temperature falls below the thermal shutdown hysteresis.

9.4 Device Functional Modes

9.4.1 Power Save Mode

The TPS62065-Q1 pulling the MODE pin low enables power save mode. For the TPS62067-Q1, power-save mode is enabled per default. If the load current decreases, the converter enters power save mode operation automatically. During power save mode, the converter skips switching and operates with reduced frequency in PFM mode with a minimum quiescent current to maintain high efficiency. The converter positions the output voltage 1% (typical) above the nominal output voltage. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

The transition from PWM mode to PFM mode occurs when the inductor current in the low-side MOSFET switch becomes zero, which indicates discontinuous conduction mode.

During power save mode, the output voltage is monitored with a PFM comparator. As the output voltage falls below the PFM comparator threshold of $V_{OUTnominal} + 1\%$, the device starts a PFM current pulse. For this, the high-side MOSFET switch turns on and the inductor current ramps up. After the on-time expires, the switch is turned off and the low-side MOSFET switch is turned on until the inductor current becomes zero. In case the output voltage is still below the PFM comparator threshold, further PFM current pulses are generated until the PFM comparator reaches its threshold. The converter starts switching again after the output voltage drops below the PFM comparator threshold due to the load current.

If power save mode is enabled (TPS62065-Q1, MODE = Low), the device regularly checks to see if PFM mode must be entered. The checking occurs at about a 100-kHz rate and can show up as a small ripple on the output.

Enabled forced PWM mode (MODE = High) disables the checking circuit. The TPS62067-Q1 always checks for PFM mode.

9.4.1.1 Dynamic Voltage Positioning

This feature reduces the voltage undershoots or overshoots at load steps from light to heavy load and vice versa. This feature is active in power save mode and regulates the output voltage 1% higher than the nominal value. This provides more headroom for both the voltage drop at a load step, and the voltage increase at a load throw-off.




Figure 9-1. Power Save Mode Operation with Automatic Mode Transition

9.4.1.2 100% Duty-Cycle Low-Dropout Operation

The device starts to enter 100% duty cycle mode as the input voltage comes close to the nominal output voltage. To maintain the output voltage, the high-side MOSFET switch is turned on 100% for one or more cycles.

To further decrease V_{IN} , the high-side MOSFET switch is turned on completely. In this case, the converter offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range.

The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

$$V_{INmin} = V_{Omax} + I_{Omax} \times (R_{DS(on)max} + R_L) \quad (1)$$

where

- I_{Omax} = maximum output current
- $R_{DS(on)max}$ = maximum P-channel switch $R_{DS(on)}$
- R_L = DC resistance of the inductor
- V_{Omax} = nominal output voltage plus maximum output voltage tolerance

10 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

10.1 Application Information

The TPS62065-Q1, TPS62067-Q1, and TPS62067A-Q1 are highly efficient, synchronous, 2-A, step-down DC/DC converters.

10.2 Typical Application




図 10-1. TPS62065-Q1 Adjustable 1.8-V Output-Voltage Configuration




図 10-2. TPS62067x-Q1 Adjustable 1.8-V Output-Voltage Configuration

10.2.1 Design Requirements

The device operates over an input voltage range from 2.9 V to 6 V. The output voltage is adjustable using an external feedback divider.

10.2.2 Detailed Design Procedure

10.2.2.1 Output Voltage Setting

The output voltage can be calculated to:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_1}{R_2}\right) \quad R_1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R_2 \quad (2)$$

with an internal reference voltage V_{REF} typically 0.6 V.

To minimize the current through the feedback divider network, R_2 must be within the range of 120 k Ω to 360 k Ω . The sum of R_1 and R_2 must not exceed approximately 1 M Ω in order to keep the network robust against noise. An external feedforward capacitor, C_{ff} , is required for optimum regulation performance. Lower resistor values can be used. R_1 and C_{ff} place a zero in the loop. The right value for C_{ff} can be calculated as:

$$f_z = \frac{1}{2 \times \pi \times R_1 \times C_{ff}} = 25 \text{ kHz} \quad (3)$$

$$C_{ff} = \frac{1}{2 \times \pi \times R_1 \times 25 \text{ kHz}} \quad (4)$$

10.2.2.2 Output Filter Design (Inductor And Output Capacitor)

The internal compensation network of the devices is optimized for a LC output filter with a corner frequency of:

$$f_c = \frac{1}{2 \times \pi \times (\sqrt{1 \mu\text{H} \times 10 \mu\text{F}})} = 50 \text{ kHz} \quad (5)$$

The part operates with nominal inductors of 1 μH to 1.2 μH and with 10- μF to 22- μF small X5R and X7R ceramic capacitors. Refer to the lists of inductors and capacitors. The part is optimized for a 1- μH inductor and 10- μF output capacitor.

10.2.2.2.1 Inductor Selection

The inductor value has a direct effect on the ripple current. The selected inductor has to be rated for its DC resistance and saturation current. The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher V_I or V_O .

式 6 calculates the maximum inductor current in PWM mode under static load conditions. The saturation current of the inductor must be rated higher than the maximum inductor current as calculated with 式 7. TI makes this recommendation because during heavy load transient, the inductor current rises above the calculated value.

$$\Delta I_L = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \quad (6)$$

where

- ΔI_L = peak-to-peak inductor ripple current
- L = inductor value
- f = switching frequency (3-MHz typical)

$$I_{Lmax} = I_{OUTmax} + \frac{\Delta I_L}{2} \quad (7)$$

where

- I_{Lmax} = maximum inductor current

A more conservative approach is to select the inductor current rating just for the switch current limit I_{LIMF} of the converter.

The total losses of the coil have a strong impact on the efficiency of the DC/DC conversion and consist of both the losses in the DC resistance $R_{(DC)}$ and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)

表 10-1. List of Inductors

INDUCTOR TYPE	INDUCTANCE (μH)	CURRENT (A)	DIMENSIONS (mm)	MANUFACTURER
XEL4020-102ME	1.0	13.25	4 × 4 × 2	Coilcraft
DFE252012PD-1R0M	1.0	3.8	2.5 × 2.0 × 1.2	Murata

10.2.2.2.2 Output Capacitor Selection

The advanced fast-response voltage mode control scheme of the devices allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies and can not be used. For most applications, a nominal 10-μF or 22-μF capacitor is suitable. At small ceramic capacitors, the DC-bias effect decreases the effective capacitance. Therefore, a 22-μF capacitor can be used for output voltages higher than 2 V, see the list of capacitors.

In case additional ceramic capacitors in the supplied system are connected to the output of the DC/DC converter, the output capacitor C_{OUT} must be decreased to not exceed the recommended effective capacitance range. In this case, a loop stability analysis must be performed as described later.

At nominal load current, the device operates in PWM mode and the RMS ripple current is calculated as:

$$I_{RMS Cout} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}} \quad (8)$$

10.2.2.2.3 Input Capacitor Selection

Because the buck converter has a pulsating input current, a low-ESR input capacitor is required for the best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. For most applications, a 10-μF ceramic capacitor is recommended. The input capacitor can be increased without any limit for better input voltage filtering.

Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or VIN step on the input can induce ringing at the V_{IN} pin. This ringing can couple to the output and be mistaken as loop instability or can even damage the part by exceeding the maximum ratings.

表 10-2. List of Capacitors

CAPACITANCE	TYPE	SIZE [mm ³]	SUPPLIER
10 μF	GRM188R60J106M	0603: 1,6 × 0,8 × 0,8	Murata
22 μF	GRM188R60G226M	0603: 1,6 × 0,8 × 0,8	Murata
22 μF	CL10A226MQ8NRNC	0603: 1,6 × 0,8 × 0,8	Samsung
10 μF	CL10A106MQ8NRNC	0603: 1,6 × 0,8 × 0,8	Samsung

10.2.2.3 Checking Loop Stability

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signal:

- Switching node, SW
- Inductor current, I_L
- Output ripple voltage, $V_{OUT(AC)}$


These are the basic signals that must be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop can be unstable. This is often a result of board layout, wrong L-C output filter combinations, or both. As a next step in the evaluation of the regulation loop, test the load transient response. The results are most easily interpreted when the device operates in PWM mode at medium to high load currents.

During this recovery time, V_{OUT} can be monitored for settling time, overshoot, or ringing; that helps evaluate stability of the converter. Without any ringing, the loop has usually more than 45° of phase margin.

10.2.3 Application Curves


表 10-3. Table of Graphs

		FIGURE
η Efficiency	Load Current, $V_{OUT} = 1.2$ V, Auto PFM and PWM Mode, Linear Scale	図 10-3
	Load Current, $V_{OUT} = 1.8$ V, Auto PFM and PWM Mode, Linear Scale	図 10-4
	Load Current, $V_{OUT} = 3.3$ V, PFM and PWM Mode, Linear Scale	図 10-5
	Load Current, $V_{OUT} = 1.8$ V, Auto PFM and PWM Mode vs. Forced PWM Mode, Logarithmic Scale	図 10-6
Output Voltage Accuracy	Load Current, $V_{OUT} = 1.8$ V, Auto PFM and PWM Mode	図 10-7
	Load Current, $V_{OUT} = 1.8$ V, Forced PWM Mode	図 10-8
Typical Operation	PWM Mode, $V_{IN} = 3.6$ V, $V_{OUT} = 1.8$ V, 500 mA, $L = 1.2$ μ H, $C_{OUT} = 10$ μ F	図 10-9
	PFM Mode, $V_{IN} = 3.6$ V, $V_{OUT} = 1.8$ V, 20 mA, $L = 1.2$ μ H, $C_{OUT} = 10$ μ F	図 10-10
Load Transient	PWM Mode, $V_{IN} = 3.6$ V, $V_{OUT} = 1.2$ V, 0.2 mA to 1 A	図 10-11
	PFM Mode, $V_{IN} = 3.6$ V, $V_{OUT} = 1.2$ V, 20 mA to 250 mA	図 10-12
	$V_{IN} = 3.6$ V, $V_{OUT} = 1.8$ V, 200 mA to 1500 mA	図 10-13
Line Transient	PWM Mode, $V_{IN} = 3.6$ V to 4.2 V, $V_{OUT} = 1.8$ V, 500 mA	図 10-14
	PFM Mode, $V_{IN} = 3.6$ V to 4.2 V, $V_{OUT} = 1.8$ V, 500 mA	図 10-15
Start-Up into Load	$V_{IN} = 3.6$ V, $V_{OUT} = 1.8$ V, Load = 2.2 Ω	図 10-16
Start-Up TPS62067-Q1	Into 2.2- Ω Load with Power Good	図 10-17
Output Discharge	$V_{IN} = 3.6$ V, $V_{OUT} = 1.8$ V, No Load	図 10-18
Shutdown TPS62067-Q1	$V_{IN} = 4.2$ V, $V_{OUT} = 3.3$ V, No Load, PG Pullup Resistor 10 k Ω	図 10-19




$V_{OUT} = 1.2$ V Linear Scale
 $L = 1.2$ μ H (NRG4026T 1R2) $C_{OUT} = 10$ μ F (0603 size)

図 10-3. Efficiency vs Load Current Auto PFM and PWM MODE




$V_{OUT} = 1.8$ V Linear Scale
 $L = 1.2$ μ H (NRG4026T 1R2) $C_{OUT} = 10$ μ F (0603 size)

図 10-4. Efficiency vs Load Current PFM and PWM MODE




$V_{OUT} = 3.3 \text{ V}$ Linear Scale
 $L = 1.2 \mu\text{H}$ (NRG4026T 1R2) $C_{OUT} = 22 \mu\text{F}$ (0603 size)

✎ 10-5. Efficiency vs Load Current Auto PFM and PWM MODE




$V_{OUT} = 1.8 \text{ V}$ Logarithmic Scale
 $C_{OUT} = 10 \mu\text{F}$ (0603 size) $L = 1.2 \mu\text{H}$ (NRG4026T 1R2)

✎ 10-6. Efficiency vs Load Current Auto PFM and PWM Mode vs. Forced PWM Mode




$L = 1 \mu\text{H}$ $V_{OUT} = 1.8 \text{ V}$ $C_{OUT} = 10 \mu\text{F}$

✎ 10-7. Output Voltage Accuracy vs Load Current Auto PFM and PWM MODE




$L = 1 \mu\text{H}$ $V_{OUT} = 1.8 \text{ V}$ $C_{OUT} = 10 \mu\text{F}$

✎ 10-8. Output Voltage Accuracy vs Load Current Forced PWM MODE




$V_{IN} = 3.6 \text{ V}$ $V_{OUT} = 1.8 \text{ V}$ MODE = GND
 $C_{OUT} = 10 \mu\text{F}$ $L = 1.2 \mu\text{H}$ $I_{OUT} = 500 \text{ mA}$

✎ 10-9. Typical Operation (PWM Mode)




$V_{IN} = 3.6 \text{ V}$ $V_{OUT} = 1.8 \text{ V}$ MODE = GND
 $C_{OUT} = 10 \mu\text{F}$ $L = 1.2 \mu\text{H}$ $I_{OUT} = 20 \text{ mA}$

✎ 10-10. Typical Operation (PFM Mode)




$V_{IN} = 3.6\text{ V}$ $V_{OUT} = 1.2\text{ V}$ $I_{OUT} = 0.2\text{ to }1\text{ A}$

10-11. Load Transient Response, MODE = V_{IN}
PWM Mode 0.2 A to 1 A




$V_{IN} = 3.6\text{ V}$ $V_{OUT} = 1.8\text{ V}$ $I_{OUT} = 20\text{ to }750\text{ mA}$

10-12. Load Transient PFM Mode 20 mA to 750 mA




$V_{IN} = 3.6\text{ V}$ $V_{OUT} = 1.8\text{ V}$ $L = 1.2\text{ μH}$
 $C_{OUT} = 10\text{ μF}$

10-13. Load Transient Response 200 mA To 1500 mA




$V_{IN} = 3.6\text{ to }4.2\text{ V}$ $V_{OUT} = 1.8\text{ V}$ $I_{OUT} = 500\text{ mA}$
 $C_{OUT} = 10\text{ μF}$ $L = 1.2\text{ μH}$

10-14. Line Transient Response PWM Mode




$V_{IN} = 3.6\text{ to }4.2\text{ V}$ $V_{OUT} = 1.8\text{ V}$ $I_{OUT} = 50\text{ mA}$
 $C_{OUT} = 10\text{ μF}$ $L = 1.2\text{ μH}$

10-15. Line Transient PFM Mode




$V_{IN} = 3.6\text{ V}$ $V_{OUT} = 1.8\text{ V}$ Load = 2R2
 $C_{OUT} = 10\text{ μF}$ $L = 1.2\text{ μH}$

10-16. Start-Up Into Load




$V_{IN} = 4.2\text{ V}$ $V_{OUT} = 3.3\text{ V}$ Load = 2R2
PG Pullup resistor 10 kΩ

10-17. Start-Up TPS62067-Q1 into 2.2-Ω Load With Power Good



$V_{IN} = 3.6\text{ V}$ $V_{OUT} = 1.8\text{ V}$ No load
 $C_{OUT} = 1.8\text{ μF}$

10-18. Output Discharge



$V_{IN} = 4.2\text{ V}$ $V_{OUT} = 3.3\text{ V}$ No load
PG pullup resistor, 10 kΩ

10-19. Shutdown TPS62067-Q1

10.3 Power Supply Recommendations

The power supply to the devices must have a current rating according to the supply voltage, output voltage, and output current.

10.4 Layout

10.4.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. The input capacitor must be placed as close as possible to the IC pins.

Provide a low inductance, impedance ground, and supply path. Therefore, use wide and short traces for the main current paths. Connect the AGND and PGND pins of the device to the thermal pad land of the PCB and use this pad as a star point. Use a common power PGND node and a different node for the signal AGND to minimize the effects of ground noise. The FB divider network must be connected right to the output capacitor and the FB line must be routed away from noisy components and traces (for example, SW line).

Due to the small package of this converter and the overall small design size, the thermal performance of the PCB layout is important. To get a good thermal performance, a four or more layer PCB design is recommended.

The PowerPAD of the IC must be soldered on the thermal pad area on the PCB to get a proper thermal connection. For good thermal performance, the exposed pad on the PCB must be connected to an inner GND plane with sufficient via connections. Refer to the documentation of the evaluation kit.

10.4.2 Layout Example




図 10-20. PCB Layout

11 Device and Documentation Support

11.1 Device Support

11.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS62065QDSGRQ1	Active	Production	WSO (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SJF
TPS62065QDSGRQ1.A	Active	Production	WSO (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SJF
TPS62067AQDSGRQ1	Active	Production	WSO (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1RF
TPS62067AQDSGRQ1.A	Active	Production	WSO (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1RF
TPS62067QDSGRQ1	Active	Production	WSO (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIP
TPS62067QDSGRQ1.A	Active	Production	WSO (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIP

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF TPS62065-Q1, TPS62067-Q1 :

- Catalog : [TPS62065](#), [TPS62067](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62065QDSGRQ1	WSO	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS62067AQDSGRQ1	WSO	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS62067QDSGRQ1	WSO	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62065QDSGRQ1	WSN	DSG	8	3000	210.0	185.0	35.0
TPS62067AQDSGRQ1	WSN	DSG	8	3000	210.0	185.0	35.0
TPS62067QDSGRQ1	WSN	DSG	8	3000	210.0	185.0	35.0

GENERIC PACKAGE VIEW


DSG 8

WSON - 0.8 mm max height



2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224783/A



4218900/E 08/2022


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4218900/E 08/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated