TEXAS INSTRUMENTS
TPS61256A
JAJSEX9A – JULY 2011 – REVISED MARCH 2018

TPS61256A チップ・スケール・パッケージで2.3Aの電流制限を搭載した3.5MHz高効率昇圧コンバータ

1 特長

- 3.5MHz動作時に93%の効率
- 36µAの静止電流
- 2.5V～5.5Vの広いV_{IN}範囲
- V_{OUT} = 5.0V、V_{IN} ≥3.3VでI_{OUT} ≥1000mA
- 合計DC電圧精度: ±2%
- 軽負荷時のPFMモード
- シャットダウン時に負荷を完全に切断
- サーマル・シャットダウンおよび過負荷保護機能
- 3個の表面実装の外付け部品のみで動作
- 合計ソリューション・サイズ < 35mm^2
- 9ピンのNanoFree^{TM} (CSP)パッケージ

2 アプリケーション

- 携帯電話、スマートフォン
- タブレットPC
- モノラルおよびステレオAPAアプリケーション

3 概要

TPS61256Aデバイスは、バッテリ駆動の携帯アプリケーション用の電源ソリューションです。TPS61256Aは低消費電力のアプリケーションを対象としており、バッテリが最低2.7Vまで放電されても、800mAまでの負荷電流をサポートし、低コストのチップ・インダクタとコンデンサを使用できます。

このデバイスは2.5V～5.5Vの広い入力電圧範囲で動作するため、拡張電圧範囲でリチウムイオン・バッテリにより動作するアプリケーションをサポートし、5.0V固定の出力電圧を供給します。

TPS61256Aは、レギュレートされた3.5MHzのスイッチング周波数で動作し、負荷電流が小さいときはパワー・セーブ・モードに移行して、負荷電流の範囲全体にわたって高い効率を維持します。PFMモードでは、軽負荷動作時の静止電流が36µA (標準値)に低下し、バッテリ駆動時間が延長されます。シャットダウン・モードでの入力電流は5µA未満なので、バッテリ駆動時間を最大化できます。

TPS61256Aは、最小限の外付け部品で、非常に小型のソリューションを実現できます。小さなインダクタと入力コンデンサを使用できるため、ソリューションが小型化します。シャットダウン時には、負荷がバッテリから完全に切断されます。

これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

製品情報(1)

型番	パッケージ	本体サイズ(公称)
TPS61256A	YFF	1.206mm×1.306mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

最小のソリューション・サイズのアプリケーション



効率と負荷電流との関係



目次

4 改訂履歴

2011年7月発行のものから更新 **Page**

- *データシートの最初の公開リリース。* ... 1
- *新しいデータシートのフォーマットと追加されたセクションについては、目次を参照してください。* ... 2

5 Pin Configuration and Functions

YFF Package
9-Bump DSBGA
Top View



Pin Functions

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
EN	B3	I	This is the enable pin of the device. Connecting this pin to ground forces the device into shutdown mode. Pulling this pin high enables the device. This pin must not be left floating and must be terminated.
GND	C1, C2, C3		Ground pin.
SW	B1, B2	I/O	This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.
VIN	A3	I	Power supply input.
VOUT	A1, A2	O	Boost converter output.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			UNIT
Input voltage	Voltage at VIN(2), VOUT(2), SW(2), EN(2)	–0.3 to 7	V
Input current	Steady state DC current into SW	2.3	A
Power dissipation		Internally limited	
Temperature range	Operationg temperature range, T_A (3)	–40 to 85	°C
	Operating virtual junction, T_J	–40 to 150	°C
	Storage temperature range, T_{stg}	–65 to 150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.
(2) All voltages are with respect to network ground terminal.
(3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ($T_{A(max)}$) is dependent on the maximum operating junction temperature ($T_{J(max)}$), the maximum power dissipation of the device in the application ($P_{D(max)}$), and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: $T_{A(max)} = T_{J(max)} – (\theta_{JA} \times P_{D(max)})$. To achieve optimum performance, it is recommended to operate the device with a maximum junction temperature of 105°C.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$ (1)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (2)	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 (3)	±1000	V
		Machine Model - (MM)	±200	V

(1) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.
(2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
(3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_I	Input voltage range	2.5		4.85	V
R_L	Minimum resistive load for start-up	55			Ω
L	Inductance	0.7	1.0	2.9	µH
C_O	Output capacitance	10	20	50	µF
T_A	Ambient temperature	–40		85	°C
T_J	Operating junction temperature	–40		125	°C

6.4 Thermal Information

THERMAL METRIC		TPS61256A YFF 9 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	1.0	
$R_{\theta JB}$	Junction-to-board thermal resistance	18	
ψ_{JT}	Junction-to-top characterization parameter	4.2	
ψ_{JB}	Junction-to-board characterization parameter	17.9	

6.5 Electrical Characteristics

Minimum and maximum values are at V_{IN} = 2.5V to 5.5V, V_{OUT} = 5.0V (or V_{IN}, whichever is higher), EN = 1.8V, T_A = –40°C to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at V_{IN} = 3.6V, V_{OUT} = 5.0V, EN = 1.8V, T_A = 25°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
I_Q	Operating quiescent current into V_{IN}	I_{OUT} = 0mA, V_{OUT} = 5.0V, V_{IN} = 3.6V EN = V_{IN} Device not switching		33	45	µA
	Operating quiescent current into V_{OUT}			7	15	µA
I_{SD}	Shutdown current	EN = GND		0.85	5.0	µA
V_{UVLO}	Under-voltage lockout threshold	Falling		2.0	2.1	V
		Hysteresis		0.1		V
ENABLE						
V_{IL}	Low-level input voltage				0.4	V
V_{IH}	High-level input voltage		1.0			V
I_{lkg}	Input leakage current	Input connected to GND or V_{IN}			0.5	µA

Electrical Characteristics (continued)

Minimum and maximum values are at V_{IN} = 2.5V to 5.5V, V_{OUT} = 5.0V (or V_{IN}, whichever is higher), EN = 1.8V, T_A = –40°C to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at V_{IN} = 3.6V, V_{OUT} = 5.0V, EN = 1.8V, T_A = 25°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
V_{OUT}	DC output voltage accuracy	2.5V ≤ V_{IN} ≤ 4.85V, I_{OUT} = 0mA PWM operation. Open Loop	4.92	5.0	5.08	V
		2.5V ≤ V_{IN} ≤ 4.85V, 0mA ≤ I_{OUT} ≤ 650mA 3.3V ≤ V_{IN} ≤ 4.85V, 0mA ≤ I_{OUT} ≤ 1000mA PFM/PWM operation	4.9	5.0	5.2	V
ΔV_{OUT}	Power-save mode output ripple voltage	PFM operation, I_{OUT} = 1mA		30		mVpk
	PWM mode output ripple voltage	PWM operation, I_{OUT} = 200mA		15		mVpk
POWER SWITCH						
$r_{DS(on)}$	High-side MOSFET on resistance			170		mΩ
	Low-side MOSFET on resistance			100		mΩ
I_{lkg}	Reverse leakage current into VOUT	EN = GND			3.5	µA
I_{LIM}	Pre-charge current limit		165	215	265	mA
	Switch valley current limit	EN = V_{IN}. Open Loop	1900	2400	2900	mA
	Overtemperature protection			140		°C
	Overtemperature hysteresis			20		°C
OSCILLATOR						
f_{OSC}	Oscillator frequency	V_{IN} = 3.6V		3.5		MHz
TIMING						
	Start-up time	I_{OUT} = 0mA Time from active EN to V_{OUT}		700		µs

6.6 Typical Characteristics



図 1. Efficiency vs Output Current



図 2. Efficiency vs Input Voltage



図 3. DC Output Voltage vs Output Current



図 4. DC Output Voltage vs Output Current



図 5. DC Output Voltage vs Input Voltage



図 6. Maximum Output Currentvs Input Voltage

Typical Characteristics (continued)



図 7. Peak-To-Peak Output Ripple Voltage vs Output Current



図 8. Supply Currentvs Input Voltage



図 9. DC Pre-Charge Currentvs Differential Input-Output Voltage



図 10. DC Pre-Charge Currentvs Differential Input-Output Voltage



図 11. Valley Current Limit



図 12. MOSFET Rds(On) vs Temperature

7 Parameter Measurement Information



表 1. List of Components

REFERENCE	DESCRIPTION	PART NUMBER, MANUFACTURER
L	1.0µH, 2.5A, 50mΩ, 3.2 x 2.5 x 1.2mm max. height	DFE322512C-1R0N, TOKO
C_I	10µF, 6.3V, 0603, X5R ceramic	GRM188R60J106ME84, muRata
C_O	22µF, 10V, 1210, X5R ceramic	GRM32ER71A226K, muRata

8 Detailed Description

8.1 Overview

The TPS61256A synchronous step-up converter typically operates at a quasi-constant 3.5-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the TPS61256A converter operates in power-save mode with pulse frequency modulation (PFM).

During PWM operation, the converter uses a novel quasi-constant on-time valley current mode control scheme to achieve excellent line/load regulation and allows the use of a small ceramic inductor and capacitors. Based on the V_{IN}/V_{OUT} ratio, a simple circuit predicts the required on-time.

At the beginning of the switching cycle, the low-side N-MOS switch is turned-on and the inductor current ramps up to a peak current that is defined by the on-time and the inductance. In the second phase, once the on-timer has expired, the rectifier is turned-on and the inductor current decays to a preset valley current threshold. Finally, the switching cycle repeats by setting the on timer again and activating the low-side N-MOS switch.

In general, a dc/dc step-up converter can only operate in "true" boost mode, i.e. the output “boosted” by a certain amount above the input voltage. The TPS61256A device operates differently as it can smoothly transition in and out of zero duty cycle operation. Therefore the output can be kept as close as possible to its regulation limits even though the converter is subject to an input voltage that tends to be excessive. Refer to the typical characteristics section (DC Output Voltage vs. Input Voltage) for further details.

The current mode architecture with adaptive slope compensation provides excellent transient load response, requiring minimal output filtering. Internal soft-start and loop compensation simplifies the design process while minimizing the number of external components.

8.2 Softstart

The TPS61256A device has an internal softstart circuit that limits the inrush current during start-up. The first step in the start-up cycle is the pre-charge phase. During pre-charge, the rectifying switch is turned on until the output capacitor is charged to a value close to the input voltage. The rectifying switch is current limited (approx. 200mA) during this phase. This mechanism is used to limit the output current under short-circuit condition.

Once the output capacitor has been biased to the input voltage, the converter starts switching. The soft-start system progressively increases the on-time as a function of the input-to-output voltage ratio. As soon as the output voltage is reached, the regulation loop takes control and full current operation is permitted.

8.3 Undervoltage Lockout

The under voltage lockout circuit prevents the device from malfunctioning at low input voltages and the battery from excessive discharge. It disables the output stage of the converter once the falling V_{IN} trips the under-voltage lockout threshold V_{UVLO} which is typically 2.0V. The device starts operation once the rising V_{IN} trips V_{UVLO} threshold plus its hysteresis of 100 mV at typ. 2.1V.

8.4 Thermal Regulation

The TPS61256A device contains a thermal regulation loop that monitors the die temperature during the pre-charge phase. If the die temperature rises to high values of about 110 °C, the device automatically reduces the current to prevent the die temperature from increasing further. Once the die temperature drops about 10 °C below the threshold, the device will automatically increase the current to the target value. This function also reduces the current during a short-circuit condition.

8.5 Thermal Shutdown

As soon as the junction temperature, T_J, exceeds 140°C (typ.) the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned-off. When the junction temperature falls below the thermal shutdown minus its hysteresis, the device continuous the operation.

8.6 Functional Block Diagram



8.7 Feature Description

8.7.1 Power-Save Mode

The TPS61256A integrates a power-save mode to improve efficiency at light load. In power save mode the converter only operates when the output voltage trips below a set threshold voltage.

It ramps up the output voltage with several pulses and goes into power save mode once the output voltage exceeds the set threshold voltage.

The PFM mode is left and PWM mode entered in case the output current can not longer be supported in PFM mode.



Feature Description (continued)

8.7.2 Current Limit Operation

The TPS61256A device employs a valley current limit sensing scheme. Current limit detection occurs during the off-time by sensing of the voltage drop across the synchronous rectifier.

The output voltage is reduced as the power stage of the device operates in a constant current mode. The maximum continuous output current ($I_{OUT(CL)}$), before entering current limit (CL) operation, can be defined by 式 1.

$$I_{OUT(CL)} = (1 - D) \cdot \left(I_{VALLEY} + \frac{1}{2} \Delta I_L\right) \quad (1)$$

The duty cycle (D) can be estimated by 式 2

$$D = 1 - \frac{V_{IN} \cdot \eta}{V_{OUT}} \quad (2)$$

and the peak-to-peak current ripple (ΔI_L) is calculated by 式 3

$$\Delta I_L = \frac{V_{IN}}{L} \cdot \frac{D}{f} \quad (3)$$

The output current, $I_{OUT(DC)}$, is the average of the rectifier ripple current waveform. When the load current is increased such that the lower peak is above the current limit threshold, the off-time is increased to allow the current to decrease to this threshold before the next on-time begins (so called frequency fold-back mechanism). When the current limit is reached the output voltage decreases during further load increase.

illustrates the inductor and rectifier current waveforms during current limit operation.



図 13. Inductor/Rectifier Currents In Current Limit Operation

8.7.3 Enable

The TPS61256A device starts operation when EN is set high and starts up with the soft-start sequence. For proper operation, the EN pin must be terminated and must not be left floating.

Pulling the EN pin low forces the device in shutdown, with a shutdown current of typically 1µA. In this mode, true load disconnect between the battery and load prevents current flow from V_{IN} to V_{OUT}, as well as reverse flow from V_{OUT} to V_{IN}.

Feature Description (continued)

8.7.4 Load Disconnect And Reverse Current Protection

Regular boost converters do not disconnect the load from the input supply and therefore a connected battery will be discharge during shutdown. The advantage of TPS61256A is that this converter is disconnecting the output from the input of the power supply when it is disabled (so called true shutdown mode). In case of a connected battery it prevents it from being discharge during shutdown of the converter.

8.8 Device Functional Modes

8.8.1 Load Disconnect And Reverse Current Protection

Regular boost converters do not disconnect the load from the input supply and therefore a connected battery will be discharge during shutdown. The advantage of TPS61256A is that this converter is disconnecting the output from the input of the power supply when it is disabled (so called true shutdown mode). In case of a connected battery it prevents it from being discharge during shutdown of the converter.

8.8.2 Softstart

The TPS61256A device has an internal softstart circuit that limits the inrush current during start-up. The first step in the start-up cycle is the pre-charge phase. During pre-charge, the rectifying switch is turned on until the output capacitor is charged to a value close to the input voltage. The rectifying switch is current limited (approx. 200mA) during this phase. This mechanism is used to limit the output current under short-circuit condition.

Once the output capacitor has been biased to the input voltage, the converter starts switching. The soft-start system progressively increases the on-time as a function of the input-to-output voltage ratio. As soon as the output voltage is reached, the regulation loop takes control and full current operation is permitted.

8.8.3 Undervoltage Lockout

The under voltage lockout circuit prevents the device from malfunctioning at low input voltages and the battery from excessive discharge. It disables the output stage of the converter once the falling V_{IN} trips the under-voltage lockout threshold V_{UVLO} which is typically 2.0V. The device starts operation once the rising V_{IN} trips V_{UVLO} threshold plus its hysteresis of 100 mV at typ. 2.1V.

8.8.4 Thermal Regulation

The TPS61256A device contains a thermal regulation loop that monitors the die temperature during the pre-charge phase. If the die temperature rises to high values of about 110 °C, the device automatically reduces the current to prevent the die temperature from increasing further. Once the die temperature drops about 10 °C below the threshold, the device will automatically increase the current to the target value. This function also reduces the current during a short-circuit condition.

8.8.5 Thermal Shutdown

As soon as the junction temperature, T_J, exceeds 140°C (typ.) the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned-off. When the junction temperature falls below the thermal shutdown minus its hysteresis, the device continuous the operation.

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

With a wide input voltage range of 2.5 V to 5.5 V, the TPS61256A supports applications powered by Li-Ion batteries with extended voltage range. Intended for low-power applications, it supports up to 800-mA load current from a battery discharged as low as 2.7 V and allows the use of low cost chip inductor and capacitors. Different fixed voltage output versions are available from 3.15 V to 5.0 V. The TPS61256A offers a very small solution size due to minimum amount of external components. It allows the use of small inductors and input capacitors to achieve a small solution size. During shutdown, the load is completely disconnected from the battery.

9.2 Typical Application



図 14. Typical Application

9.2.1 Design Requirements

DESIGN PARAMETERS	EXAMPLE VALUES
Input Voltage Range	2.5 V to 4.5 V
Output Voltage	5 V
Output Voltage Ripple	±3% VOUT
Transient Response	±15% VOUT
Input Voltage Ripple	±200 mV
Output Current	800 mA

9.2.2 Detailed Design Procedure

9.2.2.1 Inductor Selection

A boost converter normally requires two main passive components for storing energy during the conversion, an inductor and an output capacitor are required. It is advisable to select an inductor with a saturation current rating higher than the possible peak current flowing through the power switches.

The inductor peak current varies as a function of the load, the input and output voltages and can be estimated using 式 4.

$$I_{L(PEAK)} = \frac{V_{IN} \cdot D}{2 \cdot f \cdot L} + \frac{I_{OUT}}{(1-D) \cdot \eta} \quad \text{with} \quad D = 1 - \frac{V_{IN} \cdot \eta}{V_{OUT}} \tag{4}$$

Selecting an inductor with insufficient saturation performance can lead to excessive peak current in the converter. This could eventually harm the device and reduce it's reliability.

When selecting the inductor, as well as the inductance, parameters of importance are: maximum current rating, series resistance, and operating temperature. The inductor DC current rating should be greater (by some margin) than the maximum input average current, refer to 式 5 and Current Limit Operation section for more details.

$$I_{L(DC)} = \frac{V_{OUT}}{V_{IN}} \cdot \frac{1}{\eta} \cdot I_{OUT} \tag{5}$$

The TPS61256A series of step-up converters have been optimized to operate with a effective inductance in the range of 0.7µH to 2.9µH and with output capacitors in the range of 22µF to 47µF. The internal compensation is optimized for an output filter of L = 1µH and C_O = 22µF. Larger or smaller inductor values can be used to optimize the performance of the device for specific operating conditions. For more details, see the Checking Loop Stability section.

9.2.2.1.1 High-frequency Converter Applications

In high-frequency converter applications, the efficiency is essentially affected by the inductor AC resistance (i.e. quality factor) and to a smaller extent by the inductor DCR value. To achieve high efficiency operation, care should be taken in selecting inductors featuring a quality factor above 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The total losses of the coil consist of both the losses in the DC resistance, $R_{(DC)}$, and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

The following inductor series from different suppliers have been used with the TPS61256A converters.

表 2. List Of Inductors

MANUFACTURER(1)	SERIES	DIMENSIONS (in mm)
MURATA	LQH44PN1R0NP0	4.0 x 4.0 x 1.8 max. height
HITACHI METALS	KSLI-322512BL1-1R0	3.2 x 2.5 x 1.2 max. height
TOKO	DFE322512C-1R0N	3.2 x 2.5 x 1.2 max. height

(1) See Third-party Products Disclaimer

9.2.2.2 Output Capacitor

For the output capacitor, it is recommended to use small ceramic capacitors placed as close as possible to the VOUT and GND pins of the IC. If, for any reason, the application requires the use of large capacitors which can not be placed close to the IC, using a smaller ceramic capacitor in parallel to the large one is highly recommended. This small capacitor should be placed as close as possible to the V_{OUT} and GND pins of the IC. To get an estimate of the recommended minimum output capacitance, 式 6 can be used.

$$C_{MIN} = \frac{I_{OUT} \cdot (V_{OUT} - V_{IN})}{f \cdot \Delta V \cdot V_{OUT}} \quad (6)$$

Where f is the switching frequency which is 3.5MHz (typ.) and ΔV is the maximum allowed output ripple.

With a chosen ripple voltage of 20mV, a minimum effective capacitance of 9µF is needed. The total ripple is larger due to the ESR of the output capacitor. This additional component of the ripple can be calculated using 式 7

$$V_{ESR} = I_{OUT} \cdot R_{ESR} \quad (7)$$

An MLCC capacitor with twice the value of the calculated minimum should be used due to DC bias effects. This is required to maintain control loop stability. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies. There are no additional requirements regarding minimum ESR. Larger capacitors cause lower output voltage ripple as well as lower output voltage drop during load transients but the total output capacitance value should not exceed ca. 50µF.

DC bias effect: high cap. ceramic capacitors exhibit DC bias effects, which have a strong influence on the device's effective capacitance. Therefore the right capacitor value has to be chosen very carefully. Package size and voltage rating in combination with material are responsible for differences between the rated capacitor value and it's effective capacitance. For instance, a 22µF X5R 6.3V 0805 MLCC capacitor would typically show an effective capacitance of less than 8µF (under 5V bias condition).

9.2.2.3 Input Capacitor

Multilayer ceramic capacitors are an excellent choice for input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Input capacitors should be located as close as possible to the device. While a 10µF input capacitor is sufficient for most applications, larger values may be used to reduce input current ripple without limitations.

Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. Additional "bulk" capacitance (electrolytic or tantalum) should in this circumstance be placed between C_I and the power source lead to reduce ringing than can occur between the inductance of the power source leads and C_I.

9.2.2.4 Checking Loop Stability

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals:

- Switching node, SW
- Inductor current, I_L
- Output ripple voltage, $V_{OUT(AC)}$

These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination.

As a next step in the evaluation of the regulation loop, the load transient response is tested. The time between the application of the load transient and the turn on of the P-channel MOSFET, the output capacitor must supply all of the current required by the load. V_{OUT} immediately shifts by an amount equal to $\Delta I_{(LOAD)}$ x ESR, where ESR is the effective series resistance of C_{OUT}. $\Delta I_{(LOAD)}$ begins to charge or discharge C_{OUT} generating a feedback error signal used by the regulator to return V_{OUT} to its steady-state value. The results are most easily interpreted when the device operates in PWM mode.

During this recovery time, V_{OUT} can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45° of phase margin. Because the damping factor of the circuitry is directly related to several resistive parameters (e.g., MOSFET $r_{DS(on)}$) that are temperature dependant, the loop stability analysis has to be done over the input voltage range, load current range, and temperature range.

9.2.3 Application Curves



図 15. Power-Save Mode Operation



図 16. PWM Operation



図 17. Combined Line/Load Transient Response



図 18. Load Transient Response InPFM/PWM Operation



図 19. AC Load Transient Response



図 20. Start-Up



図 21. Start-Up

10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.5 V and 4.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 µF is a typical choice.

11 Layout

11.1 Layout Guidelines

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to the ground pins of the IC.

11.2 Layout Example



図 22. Suggested Layout (Top)

11.3 Thermal Information

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- Introducing airflow in the system

Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design. The maximum junction temperature (T_J) of the TPS61256A is 125°C.

12 Package Summary

CHIP SCALE PACKAGE
(BOTTOM VIEW)



CHIP SCALE PACKAGE
(TOP VIEW)



Code:

- YM - 2 digit date code
- S - assembly site code
- CC - chip code (see ordering table)
- LLLL - lot trace code

12.1 Package Dimensions

The dimensions for the YFF-9 package are shown in 表 3. See the package drawing at the end of this data sheet.

表 3. YFF-9 Package Dimensions

Packaged Devices	D	E
TPS61256AYFF	1.206 ±0.03 mm	1.306 ±0.03 mm

13 デバイスおよびドキュメントのサポート

13.1 デバイス・サポート

13.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

13.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「*通知を受け取る*」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

13.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ ***TIのE2E（Engineer-to-Engineer）コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。***

設計サポート ***TIの設計サポート*** **役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。**

13.4 商標

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

13.5 静電気放電に関する注意事項

すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

13.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



PACKAGE OUTLINE

YFF0009

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

YFF0009 **DSBGA - 0.625 mm max height**

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
SCALE:30X



SOLDER MASK DETAILS
NOT TO SCALE

4219552/A 05/2016

NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YFF0009 **DSBGA - 0.625 mm max height**

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:30X

4219552/A 05/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS61256AYFFR	Active	Production	DSBGA (YFF) | 9	3000 | LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	QXA
TPS61256AYFFR.A	Active	Production	DSBGA (YFF) | 9	3000 | LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	QXA
TPS61256AYFFR.B	Active	Production	DSBGA (YFF) | 9	3000 | LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	QXA
TPS61256AYFFT	Active	Production	DSBGA (YFF) | 9	250 | SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	QXA
TPS61256AYFFT.A	Active	Production	DSBGA (YFF) | 9	250 | SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	QXA
TPS61256AYFFT.B	Active	Production	DSBGA (YFF) | 9	250 | SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	QXA

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61256AYFFR	DSBGA	YFF	9	3000	180.0	8.4	1.41	1.31	0.69	4.0	8.0	Q1
TPS61256AYFFT	DSBGA	YFF	9	250	180.0	8.4	1.41	1.31	0.69	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61256AYFFR	DSBGA	YFF	9	3000	182.0	182.0	20.0
TPS61256AYFFT	DSBGA	YFF	9	250	182.0	182.0	20.0

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265