

# TPS61230A 5V/6A高効率昇圧型コンバータ、2.0mm×2.0mm VQFNパッケージ


## 1 特長

- 入力電圧範囲: 2.5V~4.5V
- 出力電圧範囲: 2.5V~5.5V
- 2つの21mΩ (LS)/18mΩ (HS) MOSFET
- 20μAの静止電流
- 6Aのバレー・スイッチング電流制限
- 1.15MHzの疑似定スイッチング周波数
- 軽負荷時のPFM動作
- 1.05msのソフトスタート時間
- 完全な負荷切断
- V<sub>in</sub> > V<sub>out</sub>動作には非対応
- 出力短絡保護
- 過電圧保護
- サーマル・シャットダウン
- 2.0mm×2.0mmのVQFN 7ピン・パッケージ

## 2 アプリケーション

- パワー・バンク、バッテリ・バックアップ・ユニット
- USB電源
- タブレットPC
- オーディオ・パワー・アンプ
- バッテリ駆動の製品

### 代表的なアプリケーション



## 3 概要

TPS61230Aデバイスは、高効率で完全に統合された同期昇圧コンバータです。6Aで、21mΩおよび18mΩのパワー・スイッチが内蔵されており、2.5Vの入力電源で、2.4Aの出力電流を5V出力で供給できます。R<sub>DS(on)</sub>が低いスイッチにより、最大96%の電力変換効率を実現し、非常に小型のソリューションでも熱ストレスを最小化できます。

標準の動作周波数は1.15MHzで、小型のコイルとコンデンサを使用できるため、ソリューションのサイズを小さくできます。TPS61230Aは、外付けの分圧抵抗を使用して出力電圧を変更できます。

軽負荷時には、TPS61230Aは自動的にPFM動作に移行し、最小の静止電流で効率を最大化します。ENピンをLOWにするとシャットダウンが行われ、入力から負荷が完全に切断されて、入力消費電流は1.0μA未満に低下します。

### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
TPS61230A	VQFN (7)	2.00mm×2.00mm


(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

### デバイス比較表

型番	出力電圧
TPS61230A	可変
TPS61230xA <sup>(1)</sup>	固定 V <sub>out</sub> , 3.7、4.3、4.5、4.8、5.0、5.1、5.4

(1) 製品レビュー: 詳細については TI 工場にお問い合わせください。

### 効率



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

English Data Sheet: [SLVSCZ5](#)

## 目次

<b>1 特長</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>13</b>
<b>2 アプリケーション</b> .....	<b>1</b>	9.1 Application Information.....	13
<b>3 概要</b> .....	<b>1</b>	9.2 Typical Applications .....	13
<b>4 改訂履歴</b> .....	<b>2</b>	<b>10 Power Supply Recommendations</b> .....	<b>18</b>
<b>5 概要(続き)</b> .....	<b>3</b>	<b>11 Layout</b> .....	<b>19</b>
<b>6 Pin Configuration and Functions</b> .....	<b>4</b>	11.1 Layout Guidelines .....	19
<b>7 Specifications</b> .....	<b>5</b>	11.2 Layout Example .....	19
7.1 Absolute Maximum Ratings .....	5	11.3 Thermal Considerations .....	20
7.2 ESD Ratings .....	5	<b>12 デバイスおよびドキュメントのサポート</b> .....	<b>20</b>
7.3 Recommended Operating Conditions.....	5	12.1 デバイス・サポート .....	20
7.4 Thermal Information .....	5	12.2 ドキュメントのサポート .....	20
7.5 Electrical Characteristics.....	6	12.3 ドキュメントの更新通知を受け取る方法.....	20
7.6 Typical Characteristics .....	7	12.4 コミュニティ・リソース .....	20
<b>8 Detailed Description</b> .....	<b>9</b>	12.5 商標 .....	20
8.1 Overview .....	9	12.6 静電気放電に関する注意事項 .....	20
8.2 Functional Block Diagram .....	9	12.7 Glossary .....	21
8.3 Feature Description .....	10	<b>13 メカニカル、パッケージ、および注文情報</b> .....	<b>21</b>
8.4 Device Functional Modes.....	12		

## 4 改訂履歴

Revision A (July 2016) から Revision B に変更	Page
• Added thermal information for EVM configuration .....	5


2016年7月発行のものから更新	Page
• 製品プレビューから量産データへ 変更 .....	1

## 5 概要（続き）

出力が短絡すると、デバイスはヒップ保護モードに移行し、出力短絡が解消されると自動的に回復します。出力過電圧保護、サーマル・シャットダウン保護など他の機能も搭載されています。

このデバイスは2.00mm×2.00mm×0.9mmのVQFNパッケージで供給され、必要な外付け部品数が最小限です。

## 6 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NUMBER		
CBST	1	I	Boot strap capacitor for the supply of high-side MOSFET driver. An external capacitor is required between the SW and CBST pins to provide supply voltage to the high-side MOSFET gate driver.
EN	2	I	This is the enable pin of the device. Connecting this pin to ground ( $< 0.4 \text{ V}$ ) forces the device into shutdown mode. Pulling this pin to high ( $> 1.2 \text{ V}$ ) enables the device. This pin must be terminated but not floating.
FB	3	I	Voltage feedback of adjustable output voltage. Connecting a resistor divider network from the output of the converter to the FB pin. Must be connected to VOUT on fixed output voltage version.
VIN	4	I	Supply voltage for the internal circuitry.
SW	5	I/O	Switching node of the boost regulator. It is connected to the drain of the internal low side power FET and the source of the internal high-side power FET.
GND	6	–	Ground pin. Return for the internal voltage reference and analog circuits, also the source terminal of the low-side FET switch.
VOUT	7	O	Boost converter output.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		<b>MIN</b>	<b>MAX</b>	<b>UNIT</b>
Voltage range at terminals <sup>(2)</sup>	VIN, EN, VOUT, FB	-0.3	6	V
	SW	-0.3	7	V
	C <sub>BST</sub>	-0.3	12	V
Operating junction temperature range, T <sub>J</sub>		-40	150	°C
Storage temperature range, T <sub>stg</sub>		-65	150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to network ground terminal.

### 7.2 ESD Ratings

		<b>VALUE</b>	<b>UNIT</b>
V <sub>(ESD)</sub>	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

### 7.3 Recommended Operating Conditions

		<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	<b>UNIT</b>
V <sub>IN</sub>	Input voltage range	2.5		4.5	V
V <sub>OUT</sub>	Output voltage range			5.5	V
L	Effective inductance range	0.47	1	1.3	μH
C <sub>I</sub>	Effective input capacitance range	1	10		μF
C <sub>O</sub>	Effective output capacitance range	15	22	80	μF
T <sub>J</sub>	Operating junction temperature	-40		125	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	TPS61230A	TPS61230A	<b>UNIT</b>
	RNS 7 PINS (VQFN)	RNS 7 PINS (VQFN)	
	Standard	EVM <sup>(2)</sup>	
R <sub>θJA</sub>	93	60.0	°C/W
	56		
R <sub>θJB</sub>	28.4	N/A <sup>(3)</sup>	°C/W
R <sub>θJC</sub>	57.8	N/A <sup>(3)</sup>	°C/W
Ψ <sub>JT</sub>	2.0	1.9	°C/W
Ψ <sub>JB</sub>	28.1	27.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) Measured on the evaluation module (EVM PWR767A), 2-layer 50mm × 63mm PCB (2 oz on all layers).
- (3) N/A - Does not apply for EVM configuration.

## 7.5 Electrical Characteristics

$T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  and  $V_{IN} = 3.6\text{ V}$ . Typical values are at  $T_J = 25^{\circ}\text{C}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>Power Supply</b>						
$V_{IN}$	Input voltage range		2.5	4.5	V	
$V_{VIN\_UVLO}$	Input under voltage lockout	$V_{IN}$ rising		2.5	V	
$V_{VIN\_HYS}$	VIN UVLO hysteresis			150	mV	
$I_{Q\_VIN}$	Quiescent current into VIN pin	IC enabled, No load , No Switching, $V_{OUT} = 5\text{ V}$ , $V_{IN} = 4.2\text{ V}$		20	$\mu\text{A}$	
$I_{Q\_VOUT}$	Quiescent current into VOUT pin	IC enabled, No load, No Switching $V_{OUT} = 5\text{ V}$		25	$\mu\text{A}$	
$I_{SD}$	Shutdown current into VIN	IC disabled, $T_J < 85^{\circ}\text{C}$ , $V_{IN} = 4.2\text{ V}$		0.2	$\mu\text{A}$	
<b>Output</b>						
$V_{OUT}$	Output voltage range		2.5	5.5	V	
$V_{FB\_PWM}$	Feedback voltage	PWM mode	1.171	1.195	1.219	V
$V_{FB\_PFM}$	Feedback voltage	PFM mode		101.2		% $V_{FB}$
$V_{OVP}$	Output overvoltage protection threshold		5.7	5.8	5.99	V
$I_{LKG\_FB}$	Leakage current into FB pin	$V_{FB} = 1.2\text{ V}$		20	nA	
<b>Power Switch</b>						
$R_{DS(on)}$	High-side MOSFET on resistance	$V_{IN} = 3.6\text{ V}$ , $V_{OUT} = 5\text{ V}$ , $C_{BST} = 10\text{ nF}$ ,		18	35	$\text{m}\Omega$
$R_{DS(on)}$	Low-side MOSFET on resistance	$V_{IN} = 3.6\text{ V}$ , $V_{OUT} = 5\text{ V}$ , $C_{BST} = 10\text{ nF}$		21	36	$\text{m}\Omega$
$f_{sw}$	Switching frequency	$V_{IN} = 3.6\text{ V}$ , $V_{OUT} = 5\text{ V}$ , PWM Operation	805	1150	1495	KHz
$t_{ON\_min}$	Minimum on time			180	ns	
$I_{LIM\_PRE}$	Pre-charge mode and short circuit current limit (DC charge mode)	Linear mode, $V_{OUT} = 2.5\text{ V}$		1.02	A	
		Linear mode, $V_{OUT} = 0\text{ V}$		0.06	0.6	A
$I_{LIMIT}$	Switching valley current limit		4.8	6.3	7.8	A
$t_{startup}$	Soft Start time (boost)	$V_{IN} = 3.6\text{ V}$ , $V_{OUT} = 5\text{ V}$	0.3	1.05	1.9	ms
$T_{SD}$	Thermal shutdown threshold	$T_J$ rising		160		$^{\circ}\text{C}$
	Thermal shutdown hysteresis	$T_J$ falling below $T_{SD}$		10		$^{\circ}\text{C}$
<b>Protection</b>						
$T_{HC\_OFF}$	Time for the hiccup off time	$V_{IN} = 3.6\text{ V}$		23	ms	
$T_{HC\_ON}$	Time for the hiccup on time	$V_{IN} = 3.6\text{ V}$		3.5	ms	
<b>Logic Interface</b>						
$V_{EN\_H}$	EN Logic high threshold			1.0	V	
$V_{EN\_L}$	EN Logic low threshold		0.4		V	
$I_{LKG\_EN}$	EN pin input leakage current	Connected to 3.6V $V_{IN}$		0.1	$\mu\text{A}$	

## 7.6 Typical Characteristics

$V_{IN} = 3.6\text{ V}$ ,  $V_{OUT} = 5.0\text{ V}$ ,  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , unless otherwise noted.




図 1. Efficiency vs. Output Current




図 2. Efficiency vs. Input Voltage




図 3. Line Regulation




図 4. Load Regulation




図 5. Frequency vs. Load




図 6. High-Side FET Rdson vs Junction Temperature

## Typical Characteristics (continued)

$V_{IN} = 3.6\text{ V}$ ,  $V_{OUT} = 5.0\text{ V}$ ,  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , unless otherwise noted.




図 7. Low-Side FET  $R_{dson}$  vs Junction Temperature




図 8. Voltage Reference vs Junction Temperature




図 9. Quiescent Current vs Input Voltage




図 10. Switch Valley Current Limit vs Input Voltage




図 11.  $V_{IN}$  UVLO Threshold vs Junction Temperature




図 12. EN logic Threshold vs Junction Temperature

## 8 Detailed Description

### 8.1 Overview


The TPS61230A is a high efficiency synchronous boost converter with integrating the 21-mΩ low side FET and 18-mΩ high side FET. The device could deliver up to 12-W output power with 5.5-V maximum output voltage from single cell Li-Iron battery. TPS61230A uses a quasi constant on-time valley current mode which provides an excellent transient response. The TPS61230xA typically operates at a quasi-constant 1.15-MHz frequency pulse width modulation (PWM) at the moderate to heavy load currents, allows the use of small inductor and capacitors to achieve a compact solution size.

During the PWM operation, a simple circuit predicts the required on time (with the VIN / VOUT ratio) of the low-side FET. At the beginning of each switching cycle, the low-side FET turns on and the inductor current ramps up to the peak current determined by the on-time and the inductance. Once the on-timer expires, the high-side FET turns on and the inductor current decays to a preset valley current threshold determined by the Error Amplifier's output. The switching cycle repeats again by calculating the on time and activating the low-side FET.

At the light load currents, TPS61230A operates in Power Save Mode with pulse frequency modulation (PFM) and improves the efficiency under the light load.

Internal soft-start and loop compensation simplifies the design process and minimizes the number of external components.

### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 8.3 Feature Description

### 8.3.1 Startup

When the device is enabled, the high-side FET turns on to charge the output capacitor linearly by a DC current which is called the pre-charge phase. The pre-charge startup phase terminates until the output voltage being close to the input voltage (typically  $V_{OUT} = VIN - 115mV$ ). Once the output capacitor has been biased close to the input voltage ( $V_{OUT} = VIN - 115mV$ ), the device starts switching which is called the boost soft start phase. During the soft start phase, there is a soft start voltage controlling the FB pin voltage, and the output voltage rising slope follows the soft start voltage slew rate (typically). The soft start phase completes when the soft start voltage reaches the internal reference voltage. The device begins to operate normally and regulates the output voltage at the pre-set target value.

**表 1. Start-up Mode Description**

MODE	DESCRIPTION	CONDITION
Pre-charge	$V_{OUT}$ linearly startup without switching	$V_{OUT} < VIN - 115mV$
Boost Soft Start	$V_{OUT}$ startup with switching phase	$V_{OUT} > VIN - 115mV$

### 8.3.2 Enable and Disable

The device is enabled by setting EN pin to a voltage above 1.2V. At first, the internal reference is activated and the internal analog circuits are settled. Afterwards, the startup is activated and the output voltage ramps up. With the EN pin pulled to ground, the device enters into the shutdown mode. In the shutdown mode, the TPS61230A stops switching and the internal control circuitry is turned off.

### 8.3.3 Under-Voltage Lockout (UVLO)

The under voltage lockout circuit prevents the device from malfunctioning at the low input voltage of the battery from the excessive discharge. The device starts operation once the rising  $VIN$  trips the under-voltage lockout threshold (UVLO) , and it disables the output stage of the converter once the  $VIN$  is below UVLO falling threshold.

### 8.3.4 Current Limit Operation

During the startup phase, the output current is limited to the pre-charge current limit which is proportional to the output voltage. The device could support minimum 1.0A output current at 2.5V input.


The TPS61230A employs a valley current sensing scheme at the normal boost switching phase. The switch valley current limit detection occurs during the off time through the sensing the voltage drop across the rectifier FET. If the switch valley current is lower than the valley current limit level, the device turns off the rectifier FET. The maximum continuous output current ( $I_{OUT\_LIM}$ ), prior to entering current limit operation, can be defined by:

$$I_{OUT\_LIM} = (1-D) \times (I_{VALLEY\_LIM} + \frac{1}{2}\Delta I_L) \quad (1)$$

$$D = 1 - \frac{V_{IN} \times \eta}{V_{OUT}} \quad (2)$$

$$\Delta I_L = \frac{V_{IN}}{L} \times \frac{D}{f} \quad (3)$$

If the output current is further increased and the output voltage is pulled blow the input voltage, the TPS61230A enters into the hiccup protection mode. The average current and thermal will be much lowered at the hiccup steady state and the device could recovery automatically as long as the over load condition being released.



**図 13. Current Limit Operation**

### 8.3.5 Over Voltage Protection

The device stops switching as soon as the output voltage exceeds the over voltage protection (OVP) threshold. Both of the low side FET and high side FET turn off. The device resumes the normal operation when the output voltage is below the OVP threshold.

### 8.3.6 Load Disconnect

The TPS61230A disconnects the output from the input of the power supply when the device is shutdown. In case of a connected battery it prevents it from being discharged during the shutdown of the converter.

### 8.3.7 Thermal Shutdown

The TPS61230A has a built-in temperature sensor which monitors the internal junction temperature,  $T_J$ . If the junction temperature exceeds the threshold ( $160\text{ }^{\circ}\text{C}$  typical), the device goes into the thermal shutdown, and the high-side and low-side FETs turn off. When the junction temperature falls below the thermal shutdown falling threshold ( $150\text{ }^{\circ}\text{C}$  typical), the device resumes the operation.

## 8.4 Device Functional Modes

The TPS61230A has two operation modes, as shown in 表 2.

表 2. Operation Mode Description

MODE	DESCRIPTION	CONDITION
PWM	Boost in normal switching operation	Heavy load
PFM	Boost in power save operation	Light load

### 8.4.1 PWM Mode

The TPS61230A typically operates at a quasi-constant 1.15 MHz frequency pulse width modulation (PWM) at moderate to heavy load currents.

### 8.4.2 PFM Mode

The device integrates a power save mode with the pulse frequency modulation (PFM) to improve the efficiency at the light load. In the PFM mode, the device starts to switch when the output voltage trips below a set threshold voltage. When the output voltage ramping over the PFM threshold, the device stops switching. The DC output voltage in PFM mode rises above the nominal output voltage in PWM mode by 1.2%.




図 14. Output Voltage in PFM / PWM Mode

## 9 Application and Implementation

### 注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS61230A is designed to operate from an input voltage supply range between 2.5 V and 4.5 V with a maximum output current of 2.4 A. The device operates in PWM mode for medium to heavy load conditions and in the PFM mode at the light load currents. In PWM mode the TPS61230A converter operates with the nominal switching frequency of 1.15 MHz which provides a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters into the PFM mode, reducing the switching frequency and minimizing the quiescent current to achieve the high efficiency over the entire load current range.

### 9.2 Typical Applications

#### 9.2.1 TPS61230A 2.5-V to 4.5-V Input, 5-V Output Converter



Copyright © 2016, Texas Instruments Incorporated

**図 15. TPS61230A 5-V Output Typical Application**

#### 9.2.1.1 TPS61230A 5-V Output Design Requirements

Use the following typical application design procedure to select the external components values for the TPS61230A device.

**表 3. TPS61230A 5-V Output Design Parameters**

DESIGN PARAMETERS	EXAMPLE VALUES
Input Voltage Range	2.5 V to 4.5 V
Output Voltage	5.0 V
Output Voltage Ripple	+/- 3% $V_{OUT}$
Transient Response	+/- 10% $V_{OUT}$
Input Voltage Ripple	+/- 200mV
Output Current Rating	2.4 A
Operating frequency	1.15 MHz

### 9.2.1.2 TPS61230A 5-V Detailed Design Procedure

**表 4. TPS61230A 5-V Output List of Components**

REFERENCE	DESCRIPTION	MANUFACTURER
L	1.0 $\mu$ H, Power Inductor, XFL4020-102MEB	Coilcraft
CIN	22 $\mu$ F 6.3V, 0805, X5R ceramic, GRM21BR61A226ME44	Murata
COUT	2 x 22 $\mu$ F 10V, 0805, X5R ceramic, GRM21BR61A226ME44	Murata
CBST	10 nF, X7R ceramic	Murata
R2	316k, Resistor, Chip, 1/10W, 1%	Vishay-Dale
R1	100k, Resistor, Chip, 1/10W, 1%	Vishay-Dale

#### 9.2.1.2.1 Programming The Output Voltage

The TPS61230A's output voltage need to be programmed via an external voltage divider to set the desired output voltage.

An external resistor divider is used, as shown in 式 4. By selecting R1 and R2, the output voltage is programmed to the desired value. When the output voltage is regulated, the typical voltage at the FB pin is  $V_{FB}$ . The following equation can be used to calculate R1 and R2.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 1.195V \times \left(1 + \frac{R1}{R2}\right) \quad (4)$$

R2 is typically around 100k $\Omega$  to ensure that the current flowing through R2 is at least 100 times larger than FB pin leakage current. Changing R2 towards a lower value increases the robustness against noise injection. Changing the R2 towards higher values reduces the quiescent current for achieving highest efficiency at low load currents.

For the fixed output voltage version, the FB pin must be tied to the output directly.

#### 9.2.1.2.2 Inductor and Capacitor Selection

The second step is the selection of the inductor and capacitor components.

##### 9.2.1.2.2.1 Inductor Selection

A boost converter requires two main passive components for storing energy during the conversion, an inductor and an output capacitor. It is advisable to select an inductor with a saturation current rating higher than the possible peak current flowing through the power FETs. The inductor peak current varies as a function of the load, the input and output voltages and is estimated using 式 5.

$$I_{L(Peak)} = \frac{I_{OUT}}{(1-D) \times \eta} + \frac{1}{2} \times \frac{V_{IN} \times D}{L \times f_{SW}} \quad (5)$$

Where

$\eta$  = Power conversion estimated efficiency

Selecting an inductor with the insufficient saturation performance can lead to the excessive peak current in the converter. This could eventually harm the device and reduce reliability. It's recommended to choose the saturation current for the inductor 20%~30% higher than the  $I_{L(Peak)}$ , from 式 5. The following inductors are recommended to be used in designs.

**表 5. List of Inductors**

INDUCTANCE [ $\mu$ H]	CURRENT RATING [A]	DC RESISTANCE [m $\Omega$ ]	PART NUMBER	MANUFACTURER
1.0	9.0	12	744 383 560 10	Wurth
1.0	5.1	10.8	XFL4020-102MEB	Coilcraft

### **9.2.1.2.2 Output Capacitor Selection**

For the output capacitor, it is recommended to use small X5R or X7R ceramic capacitors placed as close as possible to the V<sub>OUT</sub> and GND pins of the IC. If, for any reason, the application requires the use of large capacitors which can not be placed close to the IC, using a smaller ceramic capacitor of 1  $\mu$ F in parallel to the large one is highly recommended. This small capacitor should be placed as close as possible to the V<sub>OUT</sub> and GND pins of the IC.

Care must be taken when evaluating a capacitor's derating under bias. The bias can significantly reduce capacitance. Ceramic capacitors can loss as much as 50% of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance.

The ESR impact on the output ripple must be considered as well, if tantalum or electrolytic capacitors are used. Assuming there is enough capacitance such that the ripple due to the capacitance can be ignored, the ESR needed to limit the V<sub>Ripple</sub> is:

$$V_{\text{Ripple}(\text{ESR})} = I_{L(\text{PEAK})} \times \text{ESR} \quad (6)$$

### **9.2.1.2.3 Input Capacitor Selection**

Multilayer X5R or X7R ceramic capacitors are an excellent choice for input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Input capacitors should be located as close as possible to the device. While a 10  $\mu$ F input capacitor is sufficient for most applications, larger values may be used to reduce input current ripple without limitations. Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the V<sub>IN</sub> pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. Additional "bulk" capacitance (electrolytic or tantalum) should in this circumstance be placed between C<sub>IN</sub> and the power source to reduce the ringing that can occur between the inductance of the power source leads and C<sub>IN</sub>.

### **9.2.1.2.3 Loop Stability, Feed Forward Capacitor**

The third step is to check the loop stability. The stability evaluation is to look from a steady-state perspective at the following signals:


- Switching node, SW
- Inductor current, I<sub>L</sub>
- Output ripple, V<sub>Ripple(OUT)</sub>


When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination.

The load transient response is another approach to check the loop stability. During the load transient recovery time, V<sub>OUT</sub> can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45° of phase margin.

As for the heavy load transient applications such as a 2 A load step transient, a feed forward capacitor in parallel with R1 is recommended. The feed forward capacitor increases the loop bandwidth by adding a zero.


### 9.2.1.3 TPS61230A 5-V Output Application Performance Plots





### 9.2.2 Systems Example - TPS61230A with Feed Forward Capacitor for Best Transient Response

As for the heavy load transient applications such as a 2 A load step transient, a feed forward capacitor in parallel with R1 is recommended. The feed forward capacitor increases the loop bandwidth by adding a zero. This results in a lower output voltage drop, as shown in . See Application Note [SLVA289](#).for the feed forward capacitor selection.


Copyright © 2016, Texas Instruments Incorporated

**图 25. TPS61230A 5-V Output with Cff Typical Application**

## 10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.5 V and 4.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47  $\mu$ F is a typical choice.


## 11 Layout

### 11.1 Layout Guidelines

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at the GND pin of the IC. The most critical current path for all boost converters is from the switching FET, through the synchronous FET, then the output capacitors, and back to ground of the switching FET. Therefore, the output capacitors and their traces should be placed on the same board layer as the IC and as close as possible between the IC's VOUT and GND pin.

See [图 26](#) for the recommended layout.

### 11.2 Layout Example



**图 26. Layout Recommendation**

## 11.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are listed below.

- Improving the power dissipation capability of the PCB design
- Introducing airflow in the system

For more details on how to use the thermal parameters in the dissipation ratings table please check the *Thermal Characteristics Application Note (SZZA017)* and the *IC Package Thermal Metrics Application Note (SPRA953)*.

## 12 デバイスおよびドキュメントのサポート

### 12.1 デバイス・サポート

#### 12.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

### 12.2 ドキュメントのサポート

#### 12.2.1 関連資料

関連資料については、以下を参照してください。

- 『熱特性についてのアプリケーション・ノート』(SZZA017)
- 『ICパッケージの熱指標についてのアプリケーション・ノート』(SPRA953)

#### 12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** TIのE2E ( Engineer-to-Engineer ) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

**設計サポート** TIの設計サポート役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 12.5 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.6 静電気放電に関する注意事項

 すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行なうようにして下さい。

 静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

## 12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS61230ARNSR	Active	Production	VQFN-HR (RNS)   7	3000   LARGE T&R	Yes	Call TI   Sn	Level-1-260C-UNLIM	-40 to 125	12EI
TPS61230ARNSR.A	Active	Production	VQFN-HR (RNS)   7	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	12EI
TPS61230ARNST	Active	Production	VQFN-HR (RNS)   7	250   SMALL T&R	Yes	Call TI   Sn	Level-1-260C-UNLIM	-40 to 125	12EI
TPS61230ARNST.A	Active	Production	VQFN-HR (RNS)   7	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	12EI

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## **PACKAGE OUTLINE**

## VQFN - 1 mm max height

## PLASTIC QUAD FLATPACK - NO LEAD

RNS0007A



4222253/A 09/2015

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


RNS0007A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:25X



SOLDER MASK DETAILS

4222253/A 09/2015

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

RNS0007A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
PAD 5: 79%, PADS 6 & 7: 85%  
SCALE:30X

4222253/A 09/2015

NOTES: (continued)

5. For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1)お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](http://ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated