

TPS61193 高性能、3 チャネル LED ドライバ

1 特長

- 入力電圧動作範囲: 4.5V~40V
- 3 つの高精度電流シンク
 - 電流マッチング 1% (標準値)
 - チャンネルごとに最大 100mA の LED スtring 電流
 - 出力を外部で結合し、大電流を供給可能
- 100Hz で 10,000:1 の高い調光比
- LED スtring 電力用の昇圧 / SEPIC を内蔵
 - 出力電圧: 最大 45V
 - スイッチング周波数: 300kHz~2.2MHz
 - スイッチング同期入力
 - 拡散スペクトラムによる EMI の低減
- 広範なフォルト検出機能
 - フォルト出力
 - 入力電圧 OVP、UVLO、OCP
 - 開放および短絡 LED フォルトの検出
 - サーマル・シャットダウン
- 外付け部品数が最小限

2 アプリケーション

- 制御パネルの産業用バックライト・システム
- 産業用 PC
- 試験および計測機器

3 概要

TPS61193 は、高効率、低 EMI の使いやすい LED ドライバであり、広範なアプリケーションを柔軟にサポートできます。このデバイスには 3 つの高精度電流シンクが搭載されており、これらを結合すると大電流の能力を実現できます。


TPS61193 に搭載されている DC/DC は、昇圧と SEPIC の両方のモードで動作をサポートします。このコンバータには、LED 電流シンクのヘッドルーム電圧に基づく適応型出力電圧制御があります。この機能により、あらゆる状況で十分な最低レベルに電圧を調整し、消費電力を最小化できます。EMI 制御のため、DC/DC コンバータはスイッチング周波数の拡散スペクトラムと、専用ピンによる外部同期をサポートします。

TPS61193 は、4.5V~40V の広い入力電圧範囲に対応しているため、各種のアプリケーションを確実にサポートできます。TPS61193 には、広範なフォルト検出機能が組み込まれています。このデバイスは、100Hz の入力 PWM 周波数において、10,000:1 の PWM 輝度調光比をサポートします。


デバイス情報⁽¹⁾

部品番号	パッケージ	本体サイズ (公称)
TPS61193	HTSSOP (20)	6.50mm × 4.40mm

- (1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



システム効率



Copyright © 2016, Texas Instruments Incorporated

概略回路図



Table of Contents

1 特長	1	7.2 Functional Block Diagram	11
2 アプリケーション	1	7.3 Feature Description	12
3 概要	1	7.4 Device Functional Modes	18
4 Revision History	2	8 Application and Implementation	20
5 Pin Configuration and Functions	3	8.1 Application Information.....	20
6 Specifications	4	8.2 Typical Applications.....	20
6.1 Absolute Maximum Ratings.....	4	9 Power Supply Recommendations	25
6.2 ESD Ratings.....	4	10 Layout	26
6.3 Recommended Operating Conditions.....	4	10.1 Layout Guidelines.....	26
6.4 Thermal Information.....	5	10.2 Layout Example.....	27
6.5 Electrical Characteristics ^{(1) (2)}	5	11 Device and Documentation Support	28
6.6 Internal LDO Electrical Characteristics.....	5	11.1 Device Support.....	28
6.7 Protection Electrical Characteristics.....	6	11.2 Documentation Support.....	28
6.8 Current Sinks Electrical Characteristics.....	6	11.3 ドキュメントの更新通知を受け取る方法.....	28
6.9 PWM Brightness Control Electrical Characteristics.....	6	11.4 サポート・リソース.....	28
6.10 Boost and SEPIC Converter Characteristics.....	7	11.5 Trademarks.....	28
6.11 Logic Interface Characteristics.....	7	11.6 静電気放電に関する注意事項.....	28
6.12 Typical Characteristics.....	8	11.7 用語集.....	28
7 Detailed Description	10	12 Mechanical, Packaging, and Orderable Information	28
7.1 Overview.....	10		

4 Revision History


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (June 2017) to Revision C (February 2021)	Page
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• Updated <i>Device states</i> section.....	18

Changes from Revision A (September 2016) to Revision B (June 2017)	Page
• Enhanced pin descriptions for pins 3, 10, and 16 in <i>Pin Functions</i> table.....	3
• Deleted "I _{OUT} = 100 mA" from t _{ON/OFF} row of <i>PWM Brightness Control Electrical Characteristics</i>	6
• Changed "0.5" from MAX to TYP column in t _{ON/OFF} row of <i>PWM Brightness Control Electrical Characteristics</i> ; add note 1 to <i>PWM Brightness Control Electrical Characteristics</i>	6
• Added table note 1 for <i>Boost and SEPIC Converter Characteristics</i>	7
• Deleted "Initial DC-DC voltage is about 88% of V _{MAX BOOST} ." from <i>Integrated DC-DC Converter</i> ; change wording in last sentence before 式 1.....	12
• Changed 式 1 and added "K" eq definitions; added new paragraph after 図 7-1.....	12
• Added new paragraph before セクション 7.3.2.....	12
• Deleted "Dimming ratio is calculated as ratio between the input PWM period and minimum on/off time (0.5 μs)." from <i>Brightness Control</i>	14

Changes from Revision * (October 2015) to Revision A (September 2016)	Page
• 「特長」の複数の項目の表現を変更.....	1
• 「200Hz で 10,000:1 の高い調光比」を「100Hz で 10,000:1 の高い調光比」に変更.....	1
• 「概要」セクションの最初の段落に最後の文を追加.....	1
• 「200Hz の入力 PWM 周波数において、10,000:1 の PWM 輝度調光比」を「100Hz の入力 PWM 周波数において、10,000:1 の PWM 輝度調光比」に変更.....	1
• 「概要」セクションの最後の文を変更.....	1
• Added standard footnotes for the <i>ESD Ratings</i> table.....	4
• Added Figures 7 and 8 - new graphs.....	8

5 Pin Configuration and Functions



5-1. PWP Package 20-Pin TSSOP With Exposed Thermal Pad Top View

表 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
1	VIN	A	Input power pin
2	LDO	A	Output of internal LDO; connect a 1-μF decoupling capacitor between this pin and noise-free GND.
3	FSET	A	DC-DC (boost or SEPIC) switching frequency setting resistor; for normal operation, resistor value from 24 kΩ to 219 kΩ must be connected between this pin and ground.
4	VDDIO/EN	I	Enable input for the device as well as supply input (VDDIO) for digital pins
5	FAULT	OD	Fault signal output. If unused, the pin may be left floating.
6	SYNC	I	Input for synchronizing boost. If synchronization is not used, connect this pin to GND to disable spread spectrum or to VDDIO/EN to enable spread spectrum.
7	PWM	I	PWM dimming input.
8	NC	—	No connect
9	GND	G	Ground.
10	ISET	A	LED current setting resistor; for normal operation, resistor value from 24 kΩ to 129 kΩ must be connected between this pin and ground.
11	GND	G	Ground
12	GND	G	Ground
13	OUT3	A	Current sink output; this pin must be connected to GND if not used.
14	OUT2	A	Current sink output This pin must be connected to GND if not used.
15	OUT1	A	Current sink output This pin must be connected to GND if not used.
16	FB	A	Boost/SEPIC feedback input; for normal operation this pin must be connected to the middle of a resistor divider between VOUT and ground using feedback resistor values between 5 kΩ and 150 kΩ.
17	PGND	G	DC-DC (boost or SEPIC) power ground
18	SW	A	DC-DC (boost or SEPIC) switch pin
19	NC	A	No connect
20	VIN	A	Input power pin

(1) A: Analog pin, G: Ground pin, P: Power pin, I: Input pin, I/O: Input/Output pin, O: Output pin, OD: Open Drain pin

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
Voltage on pins	VIN, SW, FB	−0.3	50	V
	OUT1, OUT2, OUT3	−0.3	45	
	LDO, SYNC, FSET, ISET, PWM, VDDIO/EN, FAULT	−0.3	5.5	
Continuous power dissipation ⁽³⁾		Internally Limited		
Ambient temperature range T_A ⁽⁴⁾		−40	125	°C
Junction temperature range T_J ⁽⁴⁾		−40	150	°C
Maximum lead temperature (soldering)		See ⁽⁵⁾		
Storage temperature, T_{stg}		−65	150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the potential at the GND pins.
- (3) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at $T_J = 165^\circ\text{C}$ (typical) and disengages at $T_J = 145^\circ\text{C}$ (typical).
- (4) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature ($T_{J-MAX-OP} = 150^\circ\text{C}$), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application ($R_{\theta JA}$), as given by the following equation: $T_{A-MAX} = T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX})$.
- (5) For detailed soldering specifications and information, refer to [PowerPAD™ Thermally Enhanced Package](#).

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per JESD22-A114, JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JESD22-C101	All other pins	
		Corner pins (1,10,11,20)	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage on pins	VIN	4.5	45	V
	SW	0	45	
	OUT1, OUT2, OUT3	0	40	
	FB, FSET, LDO, ISET, VDDIO/EN, FAULT	0	5.25	
	SYNC, PWM	0	VDDIO/EN	

- (1) All voltages are with respect to the potential at the GND pins.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS61193	UNIT
		PWP (TSSOP)	
		20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance ⁽²⁾	44.2	°C/W
R _{θJCTop}	Junction-to-case (top) thermal resistance	26.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	22.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	22.2	°C/W
R _{θJCbott}	Junction-to-case (bottom) thermal resistance	2.5	°C/W

- (1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#).
 (2) Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

6.5 Electrical Characteristics^{(1) (2)}

T_J = -40°C to +125°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _Q	Standby supply current	Device disabled, V _{DDIO/EN} = 0 V, V _{IN} = 12 V		4.5	20	μA
	Active supply current	V _{IN} = 12 V, V _{OUT} = 26 V, output current 80 mA/channel, converter f _{SW} = 300 kHz		5	12	mA
V _{POR_R}	Power-on reset rising threshold	LDO pin voltage			2.7	V
V _{POR_F}	Power-on reset falling threshold	LDO pin voltage	1.5			V
T _{TSD}	Thermal shutdown threshold		150	165	175	°C
T _{TSD_HYST}	Thermal shutdown hysteresis			20		°C

- (1) All voltages are with respect to the potential at the GND pins.
 (2) Minimum and maximum limits are specified by design, test, or statistical analysis.

6.6 Internal LDO Electrical Characteristics

T_J = -40°C to +125°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{LDO}	Output voltage	V _{IN} = 12 V	4.15	4.3	4.55	V
V _{DR}	Dropout voltage		120	300	430	mV
I _{SHORT}	Short circuit current			50		mA

6.7 Protection Electrical Characteristics

$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OVP} VIN OVP threshold voltage		41	42	44	V
V_{UVLO} VIN UVLO			4		V
V_{UVLO_HYST} VIN UVLO hysteresis			100		mV
LED short detection threshold		5.6	6	7	V

6.8 Current Sinks Electrical Characteristics

$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{LEAKAGE}$ Leakage current	Outputs OUT1 to OUT3, $V_{OUTx} = 45\text{ V}$		0.1	5	μA
I_{MAX} Maximum current	OUT1, OUT2, OUT3		100		mA
I_{OUT} Output current accuracy	$I_{OUT} = 100\text{ mA}$	-5%		5%	
I_{MATCH} Output current matching ⁽¹⁾	$I_{OUT} = 100\text{ mA}$, PWM duty = 100%		1%	5%	
V_{SAT} Saturation voltage ⁽²⁾	$I_{OUT} = 100\text{ mA}$		0.4	0.7	V

- (1) Output Current Accuracy is the difference between the actual value of the output current and programmed value of this current. Matching is the maximum difference from the average. For the constant current sinks on the part (OUTx), the following are determined: the maximum output current (MAX), the minimum output current (MIN), and the average output current of all outputs (AVG). Matching number is calculated: (MAX-MIN)/AVG. The typical specification provided is the most likely norm of the matching figure for all parts. LED current sinks were characterized with 1-V headroom voltage. Note that some manufacturers have different definitions in use.

- (2) Saturation voltage is defined as the voltage when the LED current has dropped 10% from the value measured at 1 V.

6.9 PWM Brightness Control Electrical Characteristics

$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{PWM} PWM input frequency		100		20 000	Hz
$t_{ON/OFF}$ Minimum on/off time ⁽¹⁾			0.5		μs

- (1) This specification is not ensured by ATE.

6.10 Boost and SEPIC Converter Characteristics

$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ (unless otherwise noted). Unless otherwise specified: $V_{IN} = 12\text{ V}$, $V_{EN/VDDIO} = 3.3\text{ V}$, $L = 22\text{ }\mu\text{H}$, $C_{IN} = 2 \times 10\text{-}\mu\text{F}$ ceramic and $33\text{-}\mu\text{F}$ electrolytic, $C_{OUT} = 2 \times 10\text{-}\mu\text{F}$ ceramic and $33\text{-}\mu\text{F}$ electrolytic, $D = \text{NRVB460MFS}$, $f_{SW} = 300\text{ kHz}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN}	Input voltage		4.5		40	V
V_{OUT}	Output voltage		6		45	
f_{SW_MIN}	Minimum switching frequency (central frequency if spread spectrum is enabled)	Defined by R_{FSET} resistor	300			kHz
f_{SW_MAX}	Maximum switching frequency (central frequency if spread spectrum is enabled)		2 200			kHz
V_{OUT}/V_{IN}	Conversion ratio				10	
T_{OFF}	Minimum switch OFF time ⁽¹⁾	$f_{SW} \geq 1.15\text{ MHz}$			55	ns
I_{SW_MAX}	SW current limit		1.8	2	2.2	A
$R_{DS(on)}$	FET $R_{DS(on)}$	Pin-to-pin		240	400	m Ω
f_{SYNC}	External SYNC frequency		300		2 200	kHz
$t_{SYNC_ON_MIN}$	External SYNC minimum on time ⁽¹⁾			150		ns
$t_{SYNC_OFF_MIN}$	External SYNC minimum off time ⁽¹⁾			150		ns

(1) This specification is not ensured by ATE.


6.11 Logic Interface Characteristics

$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC INPUT VDDIO/EN						
V_{IL}	Input low level				0.4	V
V_{IH}	Input high level		1.65			
I_I	Input current		-1	5	30	μA
LOGIC INPUT SYNC/FSET, PWM						
V_{IL}	Input low level			$0.2 \times V_{DDIO/EN}$		V
V_{IH}	Input high level		$0.8 \times V_{DDIO/EN}$			
I_I	Input current		-1		1	μA
LOGIC OUTPUT FAULT						
V_{OL}	Output low level	Pullup current 3 mA		0.3	0.5	V
$I_{LEAKAGE}$	Output leakage current	$V = 5.5\text{ V}$			1	μA


6.12 Typical Characteristics

Unless otherwise specified: D = NRVB460MFS, T = 25°C




$f_{SW} = 300 \text{ kHz}$ $L = 33 \mu\text{H}$ DC Load (PWM = 100%)
 C_{IN} and $C_{OUT} = 33 \mu\text{F} + 2 \times 10 \mu\text{F}$ (ceramic)

FIG 6-1. Maximum Boost Current




$f_{SW} = 800 \text{ kHz}$ $L = 15 \mu\text{H}$ DC Load (PWM = 100%)
 C_{IN} and $C_{OUT} = 2 \times 10 \mu\text{F}$ (ceramic)

FIG 6-2. Maximum Boost Current



$f_{SW} = 1.5 \text{ MHz}$ $L = 8.2 \mu\text{H}$ DC Load (PWM = 100%)
 C_{IN} and $C_{OUT} = 2 \times 10 \mu\text{F}$ (ceramic)

FIG 6-3. Maximum Boost Current



$f_{SW} = 2.2 \text{ MHz}$ $L = 4.7 \mu\text{H}$ DC Load (PWM = 100%)
 C_{IN} and $C_{OUT} = 2 \times 10 \mu\text{F}$ (ceramic)

FIG 6-4. Maximum Boost Current




FIG 6-5. LED Current vs R_{ISET}






FIG 6-6. Boost Switching Frequency f_{SW} vs R_{FSET}

6.12 Typical Characteristics (continued)

Unless otherwise specified: D = NRVB460MFS, T = 25°C



6-7. LED Current Sink Matching



$R_{\text{SET}} = 24 \text{ k}\Omega$

6-8. LED Current Sink Saturation Voltage

7 Detailed Description

7.1 Overview

The TPS61193 is a highly integrated LED driver for medium-sized LCD backlight applications. It includes a DC-DC with an integrated FET, supporting both boost and SEPIC modes, an internal LDO enabling direct connection to battery without need for a pre-regulated supply and three LED current sinks. The VDDIO/EN pin provides the supply voltage for digital IOs (PWM and SYNC inputs) and at the same time enables the device.

The switching frequency on the DC-DC converter is set by a resistor connected to the FSET pin. The maximum voltage of the DC-DC is set by a resistive divider connected to the FB pin. For the best efficiency the output voltage is adapted automatically to the minimum necessary level needed to drive the LED strings. This is done by monitoring LED output voltage drop in real time. For EMI reduction and control two optional features are available:

- Spread spectrum, which reduces EMI noise around the switching frequency and its harmonic frequencies
- DC-DC can be synchronized to an external frequency connected to SYNC pin

The three constant current sinks OUT1, OUT2, and OUT3 provide LED current up to 100 mA. Value for the current per OUT pin is set with a resistor connected to ISET pin. Current sinks that are not used must be connected to ground. Grounded current sink is disabled and excluded from adaptive voltage detection loop.


Brightness is controlled with the PWM input. Frequency range for the input PWM is from 100 Hz to 20 kHz. LED output PWM follows the input PWM so the output frequency is equal to the input frequency.

TPS61193 has extensive fault detection features:

- Open-string and shorted LED detections
 - LED fault detection prevents system overheating in case of open or short in some of the LED strings
- V_{IN} input overvoltage protection
 - Threshold sensing from VIN pin
- V_{IN} input undervoltage protection
 - Threshold sensing from VIN pin
- Thermal shutdown in case of die overtemperature

Fault condition is indicated through the FAULT output pin.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Integrated DC-DC Converter

The TPS61193 DC-DC converter generates supply voltage for the LEDs and can operate in boost mode or in SEPIC mode. The maximum output voltage V_{OUT_MAX} is defined by an external resistive divider ($R1$, $R2$).

V_{OUT_MAX} voltage should be chosen based on the maximum voltage required for LED strings. Recommended maximum voltage is about 30% higher than maximum LED string voltage. DC-DC output voltage is adjusted automatically based on LED current sink headroom voltage. Maximum, minimum, and initial boost voltages can be calculated with 式 1:

$$V_{BOOST} = \left(\frac{V_{BG}}{R2} + K \times 0.0387 \right) \times R1 + V_{BG} \quad (1)$$

where

- $V_{BG} = 1.2 \text{ V}$
- $R2$ recommended value is 130 k Ω
- Resistor values are in k Ω
- $K = 1$ for maximum adaptive boost voltage (typical)
- $K = 0$ for minimum adaptive boost voltage (typical)
- $K = 0.88$ for initial boost voltage (typical)




图 7-1. Maximum Converter Output Voltage vs R1 Resistance

Alternatively, a T-divider can be used if resistance less than 100 k Ω is required for the external resistive divider. Refer to [Using the TPS61193EVM and TPS61193-Q1EVM Evaluation Module](#) for details.

The converter is a current mode DC-DC converter, where the inductor current is measured and controlled with the feedback. Switching frequency is adjustable between 250 kHz and 2.2 MHz with R_{FSET} resistor as 式 2:

$$f_{SW} = 67600 / (R_{FSET} + 6.4) \quad (2)$$

where

- f_{SW} is switching frequency, kHz
- R_{FSET} is frequency setting resistor, k Ω

In most cases lower frequency has higher system efficiency. DC-DC internal parameters are chosen automatically according to the selected switching frequency (see 表 7-2) to ensure stability. In boost mode a 15-pF capacitor C_{FB} must be placed across resistor $R1$ when operating in 300-kHz to 500-kHz range (see [Typical Application for 3 LED Strings](#)). When operating in the 1.8-MHz to 2.2-MHz range $C_{FB} = 4.7 \text{ pF}$.




图 7-2. Boost Block Diagram

DC-DC can be driven by an external SYNC signal between 300 kHz and 2.2 MHz. If the external synchronization input disappears, DC-DC continues operation at the frequency defined by R_{FSET} resistor. When external frequency disappears and SYNC pin level is low, converter continues operation without spread spectrum immediately. If SYNC remains high, converter continues switching with spread spectrum enabled after 256 μ s.

External SYNC frequency must be 1.2 to 1.5 times higher than the frequency defined by R_{FSET} resistor. Minimum frequency setting with R_{FSET} is 250 kHz to support 300-kHz switching with external clock.

The optional spread spectrum feature ($\pm 3\%$ from central frequency, 1-kHz modulation frequency) reduces EMI noise at the switching frequency and its harmonic frequencies. When external synchronization is used, spread spectrum is not available.

表 7-1. DC-DC Synchronization Mode

SYNC PIN INPUT	MODE
Low	Spread spectrum disabled
High	Spread spectrum enabled
300 to 2200-kHz frequency	Spread spectrum disabled, external synchronization mode

表 7-2. DC-DC Parameters⁽¹⁾

RANGE	FREQUENCY (kHz)	TYPICAL INDUCTANCE (μ H)	TYPICAL BOOST INPUT AND OUTPUT CAPACITORS (μ F)	MINIMUM SWITCH OFF TIME (ns) ⁽²⁾	BLANK TIME (ns)	CURRENT RAMP (A/s)	CURRENT RAMP DELAY (ns)
1	300 to 480	33	2×10 (cer.) + 33 (electr.)	150	95	24	550
2	480 to 1150	15	10 (cer.) + 33 (electr.)	60	95	43	300
3	1150 to 1650	10	3×10 (cer.)	40	95	79	0
4	1650 to 2200	4.7	3×10 (cer.)	40	70	145	0

(1) Parameters are for reference only.

(2) Due to current sensing comparator delay the actual minimum off time is 6 ns (typical) longer than in the table.

The converter SW pin DC current is limited to 2 A (typical). To support short-term transient conditions the current limit is automatically increased to 2.5 A for a short period of 1.5 seconds when a 2-A limit is reached.

注

Application condition where the 2-A limit is exceeded continuously is not allowed. In this case the current limit would be 2 A for 1.5 seconds followed by 2.5-A limit for 1.5 seconds, and this 3-second period repeats.

To keep switching voltage within safe levels there is a 48-V limit comparator in the event that FB loop is broken.

7.3.2 Internal LDO

The internal LDO regulator converts the input voltage at VIN to a 4.3-V output voltage for internal use. Connect a minimum of 1-μF ceramic capacitor from LDO pin to ground, as close to the LDO pin as possible.

7.3.3 LED Current Sinks

7.3.3.1 Output Configuration

TPS61193 detects LED output configuration during start-up. Any current sink output connected to ground is disabled and excluded from the adaptive voltage control of the DC-DC and fault detections.

7.3.3.2 Current Setting

Maximum current for the LED outputs is controlled with external R_{ISSET} resistor. R_{ISSET} value for target maximum current can be calculated using 式 3:

$$R_{ISSET} = 2342 / (I_{OUT} - 2.5) \quad (3)$$

where

- R_{ISSET} is current setting resistor, kΩ
- I_{LED} is output current per output, mA

7.3.3.3 Brightness Control

TPS61193 controls the brightness of the display with conventional PWM. Output PWM directly follows the input PWM. Input PWM frequency can be in the range of 100 Hz to 20 kHz.


7.3.4 Protection and Fault Detections

The TPS61193 has fault detection for LED open and short, VIN input overvoltage protection (VIN_OVP), VIN undervoltage lockout (VIN_UVLO), and thermal shutdown (TSD).

7.3.4.1 Adaptive DC-DC Voltage Control and Functionality of LED Fault Comparators

Adaptive voltage control function adjusts the DC-DC output voltage to the minimum sufficient voltage for proper LED current sink operation. The current sink with highest V_F LED string is detected and DC-DC output voltage adjusted accordingly. DC-DC adaptive control voltage step size is defined by maximum voltage setting, V_{STEP} = (V_{OUT_MAX} - V_{OUT_MIN}) / 256. Periodic down pressure is applied to the target voltage to achieve better system efficiency.

Every LED current sink has 3 comparators for the adaptive DC-DC control and LED fault detections. Comparator outputs are filtered, filtering time is 1 μs.




7-3. Comparators for Adaptive Voltage Control and LED Fault Detection

7-4 shows different cases which cause DC-DC voltage increase, decrease, or generate faults. In normal operation voltage at all the OUT# pins is between LOW_COMP and MID_COMP levels, and boost voltage stays constant. LOW_COMP level is the minimum for proper LED current sink operation, $1.1 \times V_{SAT} + 0.2 \text{ V}$ (typical). MID_COMP level is $1.1 \times V_{SAT} + 1.2 \text{ V}$ (typical) so typical headroom window is 1 V.

When voltage at all the OUT# pins increases above MID_COMP level, DC-DC voltage adapts downwards.

When voltage at any of the OUT# pins falls below LOW_COMP threshold, DC-DC voltage adapts upwards. In the condition where DC-DC voltage reaches the maximum and there are one or more outputs still below LOW_COMP level, an open LED fault is detected.

HIGH_COMP level, 6-V typical, is the threshold for shorted LED detection. When the voltage of one or more of the OUT# pins increases above HIGH_COMP level and at least one of the other outputs is within the normal headroom window, shorted LED fault is detected.



7-4. Protection and DC-DC Voltage Adaptation Algorithms

7.3.4.2 Overview of the Fault/Protection Schemes

A summary of the TPS61193 fault detection behavior is shown in 表 7-3. Detected faults (excluding LED open or short) cause device to enter FAULT_RECOVERY state. In FAULT_RECOVERY the DC-DC and LED current sinks of the device are disabled, and the FAULT pin is pulled low. The device recovers automatically and enters normal operating mode (ACTIVE) after a recovery time of 100 ms if the fault condition has disappeared. When recovery is successful, FAULT pin is released.

If a LED fault is detected, the device continues normal operation and only the faulty string is disabled. The fault is indicated via the FAULT pin which can be released by toggling VDDIO/EN pin low for a short period of 2 μ s to 20 μ s. LEDs are turned off for this period but the device stays in ACTIVE mode. If VDDIO/EN is low longer, the device goes to STANDBY and restarts when EN goes high again.

表 7-3. Fault Detections

FAULT/ PROTECTION	FAULT NAME	THRESHOLD	FAULT PIN	FAULT_ RECOVERY STATE	ACTION
VIN overvoltage protection	VIN_OVP	1. $V_{IN} > 42\text{ V}$ 2. $V_{OUT} > V_{SET_DCDC} + 6..10\text{ V}$. V_{SET_DCDC} is voltage value defined by logic during adaptation	Yes	Yes	1. Overvoltage is monitored from the beginning of soft start. Fault is detected if the duration of overvoltage condition is 100- μ s minimum. 2. Overvoltage is monitored from the beginning of normal operation (ACTIVE mode). Fault is detected if over-voltage condition duration is 560-ms minimum (t_{filter}). After the first fault, detection filter time is reduced to 50 ms for following recovery cycles. When the device recovers and has been in ACTIVE mode for 160 ms, filter time is increased back to 560 ms.
VIN undervoltage lockout	VIN_UVLO	Falling 3.9 V Rising 4 V	Yes	Yes	Detects undervoltage condition at VIN pin. Sensed in all operating modes. Fault is detected if undervoltage condition duration is 100- μ s minimum.
Open LED fault	OPEN_LED	LOW_COMP threshold	Yes	No	Detected if the voltage of one or more current sinks is below threshold level, and DC-DC adaptive control has reached maximum voltage. Open string is removed from the DC-DC voltage control loop and current sink is disabled. Fault pin is released by toggling VDDIO/EN pin. If VDDIO/EN is low for a period of 2 μ s to 20 μ s, LEDs are turned off for this period but device stays ACTIVE. If VDDIO/EN is low longer, device goes to STANDBY and restarts when EN goes high again.
Shorted LED fault	SHORT_LED	Shorted string detection level 6 V	Yes	No	Detected if the voltage of one or more current sinks is above shorted string detection level and at least one OUTx voltage is within headroom window. Shorted string is removed from the DC-DC voltage control loop and current sink is disabled. Fault pin is released by toggling VDDIO/EN pin. If VDDIO/EN is low for a period of 2...20 μ s, LEDs are turned off for this period but device stays ACTIVE. If VDDIO/EN is low longer, device goes to STANDBY and restarts when EN goes high again.
Thermal protection	TSD	165°C Thermal shutdown hysteresis 20°C	Yes	Yes	Thermal shutdown is monitored from the beginning of soft start. Die temperature must decrease by 20°C for device to recover.




FIG 7-5. V_{IN} Overvoltage Protection (DC-DC OVP)




FIG 7-6. V_{IN} Overvoltage Protection (V_{IN} OVP)




FIG 7-7. V_{IN} Undervoltage Lockout





FIG 7-8. LED Open Fault



 **7-9. LED Short Fault**


7.4 Device Functional Modes

7.4.1 Device States

The TPS61193 enters STANDBY mode when the internal LDO output rises above the power-on reset level, $V_{LDO} > V_{POR}$. In STANDBY mode the device is able to detect VDDIO/EN signal. When VDDIO/EN is pulled high, the device powers up. After start LED outputs are sensed to detect grounded outputs. Grounded outputs are disabled and excluded from the adaptive voltage control loop of the DC-DC. Please note that the input transient current would be maximum 1.2 mA while VDDIO/EN is powering up.

If a fault condition is detected, the device enters FAULT_RECOVERY state. Faults that cause the device to enter FAULT_RECOVERY are listed in [Table 7-3](#). When LED open or short is detected, the faulty string is disabled, but device stays in ACTIVE mode.


 **7-10. State Diagram**



7-11. Timing Diagram for the Typical Start-Up and Shutdown

8 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The TPS61193 supports input voltage range from 4.5 V to 40 V. Device internal circuitry is powered from the integrated LDO.


The TPS61193 uses a simple four-wire control:

- VDDIO/EN for enable
- PWM input for brightness control
- SYNC pin for boost synchronisation (optional)
- FAULT output to indicate fault condition (optional)

8.2 Typical Applications

8.2.1 Typical Application for 3 LED Strings

Figure 8-1 shows the typical application for TPS61193 which supports 3 LED strings with maximum current 100 mA, with a boost switching frequency of 300 kHz.



8-1. Three Strings 100-mA/String Configuration

8.2.1.1 Design Requirements

DESIGN PARAMETER	VALUE
V _{IN} voltage range	4.5 V – 28 V
LED string	3P8S LEDs (30 V)
LED string current	100 mA
Maximum boost voltage	37 V
Boost switching frequency	300 kHz
External boost sync	not used
Boost spread spectrum	enabled
L1	33 µH
C _{IN}	100 µF, 50 V
C _{IN BOOST}	2 × (10-µF, 50-V ceramic) + 33-µF, 50-V electrolytic
C _{OUT}	2 × (10-µF, 50-V ceramic) + 33-µF, 50-V electrolytic
C _{FB}	15 pF
C _{LDO}	1 µF, 10 V
R _{ISSET}	24 kΩ
R _{FSET}	210 kΩ
R1	750 kΩ
R2	130 kΩ
R3	10 kΩ

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Inductor Selection

There are two main considerations when choosing an inductor; the inductor must not saturate, and the inductor current ripple must be small enough to achieve the desired output voltage ripple. Different saturation current rating specifications are followed by different manufacturers so attention must be given to details. Saturation current ratings are typically specified at 25°C. However, ratings at the maximum ambient temperature of application should be requested from the manufacturer. Shielded inductors radiate less noise and are preferred. The saturation current must be greater than the sum of the maximum load current, and the worst case average-to-peak inductor current. 表 4 shows the worst case conditions

$$I_{SAT} > \frac{I_{OUTMAX}}{D'} + I_{RIPPLE} \quad \text{For Boost}$$

$$\text{Where } I_{RIPPLE} = \frac{(V_{OUT} - V_{IN})}{(2 \times L \times f)} \times \frac{V_{IN}}{V_{OUT}}$$

$$\text{Where } D = \frac{(V_{OUT} - V_{IN})}{V_{OUT}} \text{ and } D' = (1 - D)$$
(4)

- I_{RIPPLE} - peak inductor current
- I_{OUTMAX} - maximum load current
- V_{IN} - minimum input voltage in application
- L - min inductor value including worst case tolerances
- f - minimum switching frequency
- V_{OUT} - output voltage
- D - Duty Cycle for CCM Operation

As a result, the inductor should be selected according to the I_{SAT}. A more conservative and recommended approach is to choose an inductor that has a saturation current rating greater than the maximum current limit. A saturation current rating of at least 2.5 A is recommended for most applications. See 表 7-2 for recommended inductance value for the different switching frequency ranges. The inductor's resistance should be less than 300 mΩ for good efficiency.

See detailed information in [Understanding Boost Power Stages in Switch Mode Power Supplies](#). Power Stage Designer™ Tool can be used for the boost calculation: <http://www.ti.com/tool/powerstage-designer>.

8.2.1.2.2 Output Capacitor Selection

A ceramic capacitor with $2 \times V_{MAX\ BOOST}$ or more voltage rating is recommended for the output capacitor. The DC-bias effect can reduce the effective capacitance by up to 80%, which needs to be considered in capacitance value selection. Capacitance recommendations for different switching frequencies are shown in [表 7-2](#). To minimize audible noise of ceramic capacitors their physical size should typically be minimized.

8.2.1.2.3 Input Capacitor Selection

A ceramic capacitor with $2 \times V_{IN\ MAX}$ or more voltage rating is recommended for the input capacitor. The DC-bias effect can reduce the effective capacitance by up to 80%, which needs to be considered in capacitance value selection. Capacitance recommendations for different boost switching frequencies are shown in [表 7-2](#).



8.2.1.2.4 LDO Output Capacitor

A ceramic capacitor with at least 10-V voltage rating is recommended for the output capacitor of the LDO. The DC-bias effect can reduce the effective capacitance by up to 80%, which needs to be considered in capacitance value selection. Typically a 1-μF capacitor is sufficient.

8.2.1.2.5 Diode

A Schottky diode should be used for the boost output diode. Do not use ordinary rectifier diodes because slow switching speeds and long recovery times degrade the efficiency and the load regulation. Diode rating for peak repetitive current should be greater than inductor peak current (up to 3 A) to ensure reliable operation in boost mode. Average current rating should be greater than the maximum output current. Schottky diodes with a low forward drop and fast switching speeds are ideal for increasing efficiency. Choose a reverse breakdown voltage of the Schottky diode significantly larger than the output voltage.

8.2.1.3 Application Curves






图 8-4. Typical Start-Up




图 8-5. Open LED Fault

8.2.2 SEPIC Mode Application

When LED string voltage can be above or below V_{IN} voltage, SEPIC configuration can be used. In this example, two separate coils are used for SEPIC. This can enable lower height external components to be used, compared to a coupled coil solution. On the other hand, coupled coil typically maximizes the efficiency. Also, in this example, an external clock is used to synchronize SEPIC switching frequency. External clock input can be modulated to spread switching frequency spectrum.




图 8-6. SEPIC Mode, 3 Strings, 100-mA/String Configuration

8.2.2.1 Design Requirements

DESIGN PARAMETER	VALUE
V_{IN} voltage range	4.5 V – 30 V
LED string	3P2S LEDs (7.2 V)
LED string current	100 mA
Maximum output voltage	10 V
SEPIC switching frequency	2.2 MHz
External sync for SEPIC	used
Spread spectrum	Internal spread spectrum disabled (external sync used)
L1, L2	10 μ H
C_{IN}	10 μ F 50 V
C_{IN} SEPIC	2 $\times$ 10- μ F, 50-V ceramic + 33 μ F 50-V electrolytic
C1	10- μ F 50-V ceramic
C_{OUT}	2 $\times$ 10- μ F, 50-V ceramic + 33 μ F 50-V electrolytic
C_{LDO}	1 μ F, 10 V
R_{ISET}	24 k Ω
R_{FSET}	24 k Ω
R1	184 k Ω
R2	130 k Ω
R3	10 k Ω

8.2.2.2 Detailed Design Procedure

In SEPIC mode the maximum voltage at the SW pin is equal to the sum of the input voltage and the output voltage. Because of this, the maximum sum of input and output voltage must be limited below 50 V. See [セクション 8.2.1.2](#) for general external component guidelines. Main differences of SEPIC compared to boost are described below.

Power Stage Designer™ Tool can be used for modeling SEPIC behavior: <http://www.ti.com/tool/powerstage-designer>. For detailed explanation on SEPIC see Texas Instruments Analog Applications Journal [Designing DC/DC Converters Based on SEPIC Topology](#).

8.2.2.2.1 Inductor

In SEPIC mode, currents flowing through the coupled inductors or the two separate inductors L1 and L2 are the input current and output current, respectively. Values can be calculated using *Power Stage Designer™ Tool* or using equations in [Designing DC/DC Converters Based on SEPIC Topology](#).



8.2.2.2.2 Diode

In SEPIC mode diode peak current is equal to the sum of input and output currents. Diode rating for peak repetitive current should be greater than SW pin current limit (up to 3 A for transients) to ensure reliable operation in boost mode. Average current rating should be greater than the maximum output current. Diode voltage rating must be higher than sum of input and output voltages.

8.2.2.2.3 Capacitor C1

Ti recommends a ceramic capacitor with low ESR. Diode voltage rating must be higher than maximum input voltage.

8.2.2.3 Application Curves



9 Power Supply Recommendations

The resistance of the input supply rail must be low enough so that the input current transient does not cause too high drop at TPS61193 VIN pin. If the input supply is connected by using long wires additional bulk capacitance may be required in addition to the ceramic bypass capacitors in the V_{IN} line.

10 Layout


10.1 Layout Guidelines

☒ 10-1 is a layout recommendation for TPS61193 used to demonstrate the principles of a good layout. This layout can be adapted to the actual application layout if or where possible. It is important that all boost components are close to the chip, and the high current traces must be wide enough. By placing boost components on one side of the chip it is easy to keep the ground plane intact below the high current paths. This way other chip pins can be routed more easily without splitting the ground plane. Bypass LDO capacitor must as close as possible to the device.

Here are some main points to help the PCB layout work:

- Current loops need to be minimized:
 - For low frequency the minimal current loop can be achieved by placing the boost components as close as possible to the SW and PGND pins. Input and output capacitor grounds must be close to each other to minimize current loop size.
 - Minimal current loops for high frequencies can be achieved by making sure that the ground plane is intact under the current traces. High-frequency return currents find a route with minimum impedance, which is the route with minimum loop area, not necessarily the shortest path. Minimum loop area is formed when return current flows just under the *positive* current route in the ground plane, if the ground plane is intact under the route.
- The GND plane must be intact under the high current boost traces to provide shortest possible return path and smallest possible current loops for high frequencies.
- Current loops when the boost switch is conducting and not conducting must be on the same direction in optimal case.
- Inductors must be placed so that the current flows in the same direction as in the current loops. Rotating inductor 180° changes current direction.
- Use separate power and noise-free grounds. Power ground is used for boost converter return current and noise-free ground for more sensitive signals, such as LDO bypass capacitor grounding as well as grounding the GND pin of the device.
- Boost output feedback voltage to LEDs must be taken out *after* the output capacitors, not straight from the diode cathode.
- Place LDO 1-μF bypass capacitor as close as possible to the LDO pin.
- Input and output capacitors require strong grounding (wide traces, many vias to GND plane).
- If two output capacitors are used they must have symmetrical layout to get both capacitors working ideally.
- Output ceramic capacitors have a DC-bias effect. If the output capacitance is too low, it can cause boost to become unstable on some loads, and this increases EMI. DC-bias characteristics should be obtained from the component manufacturer; they are not taken into account on component tolerance. TI recommends X5R/X7R capacitors.

10.2 Layout Example



10-1. TPS61193 Boost Layout

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

Power Stage Designer™ Tool can be used for both boost and SEPIC: <http://www.ti.com/tool/powerstage-designer>

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- [SNVU491](#)
- [PowerPAD™ Thermally Enhanced Package](#)
- [Understanding Boost Power Stages in Switch Mode Power Supplies](#)
- [Designing DC-DC Converters Based on SEPIC Topology](#)

11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

11.5 Trademarks

Power Stage Designer™ is a trademark of TI.

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.7 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS61193PWPR	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS61193
TPS61193PWPR.A	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS61193

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF TPS61193 :

- Automotive : [TPS61193-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61193PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61193PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0



PowerPAD™ TSSOP - 1.2 mm max height

[illegible]


PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.


PWP0020W

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4231145/A 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0020W

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.12 X 4.07
0.125	2.79 X 3.64 (SHOWN)
0.15	2.55 X 3.32
0.175	2.36 X 3.08

4231145/A 08/2024

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated