









TPS61088 JAJSGB2D - MAY 2015 - REVISED AUGUST 2021

TPS61088 完全統合型 10A 同期整流昇圧コンバータ

1 特長

- 2.7V~12V の入力電圧範囲
- 4.5V~12.6V の出力電圧範囲
- 10A のスイッチ電流
- V_{IN} = 3.3V、 V_{OUT} = 9V、 I_{OUT} = 3 A のとき最大 91%
- 軽負荷時に、PFM モードと強制 PWM モードのモード 選択が可能
- シャットダウン時の VIN ピン電流:1.0µA
- スイッチ・ピーク電流制限を抵抗によりプログラム可能
- 可変スイッチング周波数:200kHz~2.2MHz
- プログラマブル・ソフト・スタート
- 13.2V での出力過電圧保護
- サイクル単位の過電流保護
- サーマル・シャットダウン
- 4.50mm × 3.50mm 20 ピン VQFN パッケージ
- WEBENCH Power Designer により、TPS61088 を 使用するカスタム設計を作成

2 アプリケーション

- 携帯用 POS 端末
- Bluetooth[™] スピーカー
- 電子タバコ
- Thunderbolt インターフェイス
- クイック充電パワー・バンク

3 概要

TPS61088 は電力密度が高く、完全に統合された同期整 流昇圧コンバータで、 $11m\Omega$ のパワー・スイッチと $13m\Omega$ の整流器スイッチが搭載され、携帯用システムにおいて高 効率で小型のソリューションを実現できます。TPS61088 は、2V~12Vの広い入力電圧範囲を備えており、1 セル または 2 セルのリチウム・バッテリを使用するアプリケーシ ョンに対応できます。このデバイスには 10A のスイッチ電 流能力があり、最高 12.6V の出力電圧を供給できます。

TPS61088 は、適応型一定オフ時間ピーク電流制御トポ ロジを使用して、出力電圧をレギュレートします。 TPS61088 は、中負荷から重負荷の状況ではパルス幅変 調 (PWM) モードで動作します。軽負荷の状況では、 MODE ピンにより選択できる 2 つの動作モードがありま す。1 つは効率向上のためのパルス周波数変調 (PFM) モードです。もう 1 つは強制 PWM モードで、低いスイッ チング周波数で発生するアプリケーションの問題を回避で きます。PWM モードでのスイッチング周波数は、外付け 抵抗により 200kHz~2.2MHz の範囲で設定可能です。 また、TPS61088 にはプログラム可能なソフトスタート機能 と、可変のスイッチング・ピーク電流制限機能も実装されて います。さらに、このデバイスには 13.2V の出力過電圧保 護、サイクル単位の過電流保護、サーマル・シャットダウン 保護の機能が搭載されています。

TPS61088 は、4.50mm × 3.50mm の 20 ピン VQFN パ ッケージで供給されます。

製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
TPS61088	VQFN (20)	4.50mm × 3.50mm






Table of Contents

1 特長	1	8 Application and Implementation	14
2 アプリケーション		8.1 Application Information	14
3 概要		8.2 Typical Application	
4 Revision History		9 Power Supply Recommendations	22
5 Pin Configuration and Functions		10 Layout	23
6 Specifications		10.1 Layout Guidelines	23
6.1 Absolute Maximum Ratings		10.2 Layout Example	23
6.2 ESD Ratings		10.3 Thermal Considerations	24
6.3 Recommended Operating Conditions		11 Device and Documentation Support	25
6.4 Thermal Information		11.1 Device Support	25
6.5 Electrical Characteristics		11.2 Receiving Notification of Documentation Updates	s <mark>25</mark>
6.6 Typical Characteristics		11.3 サポート・リソース	25
7 Detailed Description		11.4 Trademarks	25
7.1 Overview		11.5 Electrostatic Discharge Caution	25
7.2 Functional Block Diagram		11.6 Glossary	25
7.3 Feature Description		12 Mechanical, Packaging, and Orderable	
7.4 Device Functional Modes		Information	26

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

С	hanges from Revision C (February 2019) to Revision D (August 2021)	Page
•	文書全体にわたって表、図、相互参照の採番方法を更新	1
C	hanges from Revision B (September 2018) to Revision C (February 2019)	Page
•	Corrected spelling of 'resister' to 'resistor' in the Pin Functions table	3
•	Added caption to Functional Block Diagram as auto-number Z 7-1	10
•	Added cross-reference hyperlink in the <i>Enable and Startup</i> section pointing to C7 reference in 🗵 8-1.	10
•	Inserted missing cross-reference hyperlink in セクション 8.2.2.4 section pointing to 図 8-1 circuit in the <i>Application</i> section	• .

5 Pin Configuration and Functions




図 5-1. 20-Pin VQFN With Thermal Pad RHL Package(Top View)

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION	
NAME	NUMBER	1/0	DESCRIPTION	
vcc	1	0	Output of the internal regulator. A ceramic capacitor of more than 1.0 μF is required between this pin and ground.	
EN	2	I	Enable logic input. Logic high level enables the device. Logic low level disables the device and turns it into shutdown mode.	
FSW	3	I	The switching frequency is programmed by a resistor between this pin and the SW pin.	
sw	4, 5, 6, 7	I	The switching node pin of the converter. It is connected to the drain of the internal low-side power MOSFET and the source of the internal high-side power MOSFET.	
воот	8	0	ower supply for high-side MOSFET gate driver. A ceramic capacitor of 0.1 µF must be onnected between this pin and the SW pin.	
VIN	9	I	power supply input	
ss	10	0	Soft-start programming pin. An external capacitor sets the ramp rate of the reference v of the internal error amplifier during soft start.	
NC	11, 12	_	No connection inside the device. Connect these two pins to the ground plane on the PCB for good thermal dissipation.	
MODE	13	I	Operation mode selection pin for the device in light load condition. When this pin is connected to ground, the device works in PWM mode. When this pin is left floating, the device works in PFM mode.	
VOUT	14, 15, 16	0	Boost converter output	
FB	17	1	Voltage feedback. Connect to the center tape of a resistor divider to program the output voltage.	
СОМР	18	0	Output of the internal error amplifier, the loop compensation network must be connected between this pin and the AGND pin.	
ILIM	19	0	Adjustable switch peak current limit. An external resistor must be connected between this pin and the AGND pin.	
AGND	20	_	Signal ground of the IC	
PGND	21	_	Power ground of the IC. It is connected to the source of the low-side MOSFET.	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (1)

		MIN	MAX	UNIT
Voltage ⁽²⁾	BOOT	-0.3	SW + 7	
	VIN, SW, FSW, VOUT	-0.3	14.5	V
voltage	EN, VCC, SS, COMP, MODE	-0.3	7	v
	ILIM, FB	-0.3	3.6	
TJ	Operating junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

(2) All voltage values are with respect to network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	\ \
V _(ESD)	discharge Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	\ \ \	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage range	2.7		12	V
V _{OUT}	Output voltage range	4.5		12.6	V
L	Inductance, effective value	0.47	2.2	10	μΗ
Cı	Input capacitance, effective value	10			μF
Co	Output capacitance, effective value	6.8	47	1000	μF
TJ	Operating junction temperature	-40		125	°C

6.4 Thermal Information

		TPS61088	TPS61088	
	THERMAL METRIC(1)	RHL 20 PINS	RHL 20 PINS	UNIT
		Standard	EVM	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.8	29.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	39.8	N/A	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.5	N/A	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.6	0.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	15.5	9.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	3.1	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TPS61088

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

Minimum and maximum values are at V_{IN} = 2.7 V to 5.5 V and T_J = -40°C to 125°C. Typical values are at V_{IN} = 3.6 V and T_J = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SI	JPPLY					
V _{IN}	Input voltage range		2.7		12	V
.,	Undervoltage lockout (UVLO)	V _{IN} rising			2.7	V
V_{IN_UVLO}	threshold	V _{IN} falling		2.4	2.5	V
V _{IN_HYS}	VIN UVLO hysteresis			200		mV
V _{CC_UVLO}	UVLO threshold	V _{CC} falling		2.1		V
	Operating quiescent current from the VIN pin	IC enabled, $V_{EN} = 2 \text{ V}$, no load, $R_{ILIM} = 100 \text{ k}\Omega$,		1	3	μΑ
IQ	Operating quiescent current from the VOUT pin	V _{FB} = 1.3 V, V _{OUT} = 12 V, T _J up to 85°C		110	250	μΑ
I _{SD}	Shutdown current into the VIN pin	IC disabled, V_{EN} = 0 V, no load, no feedback resistor divider connected to the VOUT pin, T_J up to 85°C		1	3	μΑ
V _{CC}	VCC regulation	I _{VCC} = 5 mA, V _{IN} = 8 V		5.8		V
EN AND M	ODE INPUT					
V _{ENH}	EN high threshold voltage	V _{CC} = 6 V			1.2	V
V _{ENL}	EN low threshold voltage	V _{CC} = 6 V	0.4			V
R _{EN}	EN internal pull-down resistance	V _{CC} = 6 V		800		kΩ
V _{MODEH}	MODE high threshold voltage	V _{CC} = 6 V			4.0	V
V _{MODEL}	MODE low threshold voltage	V _{CC} = 6 V	1.5			V
R _{MODE}	MODE internal pull-up resistance	V _{CC} = 6 V		800		kΩ
OUTPUT						
V _{OUT}	Output voltage range		4.5		12.6	V
\/	Defense wellens at the ED win	PWM mode	1.186	1.204	1.222	V
V_{REF}	Reference voltage at the FB pin	PFM mode		1.212		
I _{LKG_FB}	FB pin leakage current	V _{FB} = 1.2 V			100	nA
I _{SS}	Soft-start charging current			5		μΑ
ERROR AM	/IPLIFIER				,	
I _{SINK}	COMP pin sink current	V _{FB} = V _{REF} +200 mV, V _{COMP} = 1.5 V		20		μΑ
I _{SOURCE}	COMP pin source current	$V_{FB} = V_{REF} -200 \text{ mV}, V_{COMP} = 1.5 \text{ V}$		20		μA
V _{CCLPH}	High clamp voltage at the COMP pin	V_{FB} = 1 V, R_{ILIM} = 100 k Ω		2.3		.,
V _{CCLPL}	Low clamp voltage at the COMP pin	V_{FB} = 1.5 V, R_{ILIM} = 100 kΩ, MODE pin floating		1.4		V
G _{EA}	Error amplifier transconductance	V _{COMP} = 1.5 V		190		μA/V
POWER SV	NITCH				-	
<u> </u>	High-side MOSFET on-resistance	VCC = 6 V		13	18	mΩ
R _{DS(on)}	Low-side MOSFET on-resistance	VCC = 6 V		11	16.5	mΩ
CURRENT	LIMIT					
	Peak switch current limit in PFM mode	R_{ILIM} = 100 k Ω , V_{CC} = 6 V, MODE pin floating	10.6	11.9	13	Α
I _{LIM}	Peak switch current limit in FPWM mode	R_{ILIM} = 100 k Ω , V_{CC} = 6 V, MODE pin short to ground	9.0	10.3	11.4	Α
V _{ILIM}	Reference voltage at the ILIM pin			1.204		V
	G FREQUENCY					
$f_{\sf SW}$	Switching frequency	$R_{FREQ} = 301 \text{ k}\Omega, V_{IN} = 3.6 \text{ V}, V_{OUT} = 12 \text{ V}$		500		kHz
t _{ON_min}	Minimum on-time	$R_{FREQ} = 301 \text{ k}\Omega, V_{IN} = 3.6 \text{ V}, V_{OUT} = 12 \text{ V}$		90	180	ns
PROTECTI		7 114 7 001				




Minimum and maximum values are at V_{IN} = 2.7 V to 5.5 V and T_J = -40°C to 125°C. Typical values are at V_{IN} = 3.6 V and T_J


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OVP}	Output overvoltage protection threshold	V _{OUT} rising	12.7	13.2	13.6	V
V _{OVP_HYS}	Output overvoltage protection hysteresis	otion V _{OUT} falling below V _{OVP} 0.25			V	
THERMAL	SHUTDOWN					
T _{SD}	Thermal shutdown threshold	T _J rising		150		°C
T _{SD_HYS}	Thermal shutdown hysteresis	T _J falling below T _{SD}		20		°C

Product Folder Links: TPS61088

6.6 Typical Characteristics









7 Detailed Description

7.1 Overview

The TPS61088 is a fully-integrated synchronous boost converter with a $11\text{-m}\Omega$ power switch and a $13\text{-m}\Omega$ rectifier switch to output high power from a single-cell or two-cell Lithium batteries. The device is capable of providing an output voltage of 12.6 V and delivering up to 30-W power from a single-cell Lithium battery.

The TPS61088 uses adaptive constant off-time peak current control topology to regulate the output voltage. In moderate-to-heavy load condition, the TPS61088 works in the quasi-constant frequency pulse width modulation (PWM) mode. The switching frequency in PWM mode is adjustable ranging from 200 kHz to 2.2 MHz by an external resistor. In light load condition, the device has two operation modes selected by the MODE pin. When the MODE pin is left floating, the TPS61088 works in pulse frequency modulation (PFM) mode. The PFM mode brings high efficiency at the light load. When the MODE pin is short to ground, the TPS61088 works in forced PWM mode (FPWM). The FPWM mode can avoid the acoustic noise and other problems caused by the low switching frequency. The TPS61088 implements cycle-by-cycle current limit to protect the device from overload conditions during boost switching. The switch peak current limit is programmable by an external resistor. The TPS61088 uses external loop compensation, which provides flexibility to use different inductors and output capacitors. The adaptive off-time peak current control scheme gives excellent transient line and load response with minimal output capacitance.



7.2 Functional Block Diagram




図 7-1. Functional Block Diagram

7.3 Feature Description

7.3.1 Enable and Start-up

The TPS61088 has an adjustable soft start function to prevent high inrush current during start-up. To minimize the inrush current during start-up, an external capacitor, connected to the SS pin and charged with a constant current, is used to slowly ramp up the internal positive input of the error amplifier. When the EN pin is pulled high, the soft-start capacitor C_{SS} (C7 in \boxtimes 8-1) is charged with a constant current of 5 μ A typically. During this time, the SS pin voltage is compared with the internal reference (1.204 V), the lower one is fed into the internal positive input of the error amplifier. The output of the error amplifier (which determines the inductor peak current value) ramps up slowly as the SS pin voltage goes up. The soft-start phase is completed after the SS pin voltage exceeds the internal reference (1.204 V). The larger the capacitance at the SS pin, the slower the ramp of the output voltage and the longer the soft-start time. A 47-nF capacitor is usually sufficient for most applications. When the EN pin is pulled low, the voltage of the soft-start capacitor is discharged to ground.

Use 式 1 to calculate the soft-start time.

$$t_{SS} = \frac{V_{REF} \times C_{SS}}{I_{SS}} \tag{1}$$

where

- · t_{SS} is the soft start time
- V_{REF} is the internal reference voltage of 1.204 V
- C_{SS} is the capacitance between the SS pin and ground
- I_{SS} is the soft-start charging current of 5 μA

7.3.2 Undervoltage Lockout (UVLO)

The UVLO circuit prevents the device from malfunctioning at low input voltage and the battery from excessive discharge. The TPS61088 has both VIN UVLO function and VCC UVLO function. It disables the device from switching when the falling voltage at the VIN pin trips the UVLO threshold V_{IN_UVLO} , which is typically 2.4 V. The device starts operating when the rising voltage at the VIN pin is 200 mV above V_{IN_UVLO} . It also disables the device when the falling voltage at the VCC pin trips the UVLO threshold V_{CC_UVLO} , which is typically 2.1 V.

7.3.3 Adjustable Switching Frequency

This device features a wide adjustable switching frequency ranging from 200 kHz to 2.2 MHz. The switching frequency is set by a resistor connected between the FSW pin and the SW pin of the TPS61088. A resistor must always be connected from the FSW pin to SW pin for proper operation. The resistor value required for a desired frequency can be calculated using 式 2.

$$R_{FREQ} = \frac{4 \times (\frac{1}{f_{SW}} - t_{DELAY} \times \frac{V_{OUT}}{V_{IN}})}{C_{FREQ}}$$
(2)

where

- R_{FREQ} is the resistance connected between the FSW pin and the SW pin
- C_{FRFQ} is 23 pF
- f_{SW} is the desired switching frequency
- t_{DFI AY} is 89 ns
- V_{IN} is the input voltage
- V_{OUT} is the output voltage

7.3.4 Adjustable Peak Current Limit

To avoid an accidental large peak current, an internal cycle-by-cycle current limit is adopted. The low-side switch is turned off immediately as soon as the switch current touches the limit. The peak switch current limit can be set by a resistor at the ILIM pin to ground. The relationship between the current limit and the resistance depends on the status of the MODE pin.

When the MODE pin is floating, namely the TPS61088, is set to work in the PFM mode at light load, use 式 3 to calculate the resistor value:

$$I_{LIM} = \frac{1190000}{R_{ILIM}} \tag{3}$$

where

- R_{ILIM} is the resistance between the ILIM pin and ground
- I_{LIM} is the switch peak current limit

When the resistor value is 100 k Ω , the typical current limit is 11.9 A.

When the MODE pin is connected to ground, namely the TPS61088 is set to work in forced PWM mode at light load, use ± 4 to calculate the resistor value.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



$$I_{LIM} = \frac{1190000}{R_{ILIM}} - 1.6 \tag{4}$$

When the resistor value is 100 k Ω , the typical current limit is 10.3 A.

Considering the device variation and the tolerance over temperature, the minimum current limit at the worst case can be 1.3 A lower than the value calculated by above equations.

7.3.5 Overvoltage Protection

If the output voltage at the VOUT pin is detected above 13.2 V (typical value), the TPS61088 stops switching immediately until the voltage at the VOUT pin drops the hysteresis value lower than the output overvoltage protection threshold. This function prevents overvoltage on the output and secures the circuits connected to the output from excessive overvoltage.

7.3.6 Thermal Shutdown

A thermal shutdown is implemented to prevent damages due to excessive heat and power dissipation. Typically, the thermal shutdown happens at a junction temperature of 150°C. When the thermal shutdown is triggered, the device stops switching until the junction temperature falls below typically 130°C, then the device starts switching again.

7.4 Device Functional Modes

7.4.1 Operation

The synchronous boost converter TPS61088 operates at a quasi-constant frequency pulse width modulation (PWM) in moderate-to-heavy load condition. Based on the V_{IN} to V_{OUT} ratio, a circuit predicts the required off-time of the switching cycle. At the beginning of each switching cycle, the low-side N-MOSFET switch, as shown in 2000 7.2, is turned on, and the inductor current ramps up to a peak current that is determined by the output of the internal error amplifier. After the peak current is reached, the current comparator trips. It turns off the low-side N-MOSFET switch and the inductor current goes through the body diode of the high-side N-MOSFET in a dead-time duration. After the dead-time duration, the high-side N-MOSFET switch is turned on. Since the output voltage is higher than the input voltage, the inductor current decreases. The high-side switch is not turned off until the fixed off-time is reached. After a short dead-time duration, the low-side switch turns on again and the switching cycle is repeated.

In light load condition, the TPS61088 implements two operation modes, PFM mode and forced PWM mode, to meet different application requirements. The operation mode is set by the status of the MODE pin. When the MODE pin is connected to ground, the device works in forced PWM mode. When the MODE pin is left floating, the device works in PFM mode.

7.4.1.1 PWM Mode

In forced PWM mode, the TPS61088 keeps the switching frequency unchanged in light load condition. When the load current decreases, the output of the internal error amplifier decreases as well to keep the inductor peak current down, delivering less power from input to output. When the output current further reduces, the current through the inductor decreases to zero during the off-time. The high-side N-MOSFET is not turned off even if the current through the MOSFET is zero. Thus, the inductor current changes its direction after it runs to zero. The power flow is from output side to input side. The efficiency is low in this mode. But with the fixed switching frequency, there is no audible noise and other problems which might be caused by low switching frequency in light load condition.

7.4.1.2 PFM Mode

The TPS61088 improves the efficiency at light load with PFM mode. When the converter operates in light load condition, the output of the internal error amplifier decreases to make the inductor peak current down, delivering less power to the load. When the output current further reduces, the current through the inductor decrease to zero during the off-time. Once the current through the high side N-MOSFET is zero, the high-side MOSFET is turned off until the beginning of the next switching cycle. When the output of the error amplifier continuously goes down and reaches a threshold with respect to the peak current of I_{LIM} / 12, the output of the error amplifier

is clamped at this value and does not decrease any more. If the load current is smaller than what the TPS61088 delivers, the output voltage increases above the nominal setting output voltage. The TPS61088 extends its off-time of the switching period to deliver less energy to the output and regulate the output voltage to 0.7% higher than the nominal setting voltage. With PFM operation mode, the TPS61088 keeps the efficiency above 80% even when the load current decreases to 1 mA. In addition, the output voltage ripple is much smaller at light load due to low peak current. Refer to \boxtimes 7-2.




図 7-2. PFM Mode Diagram



8 Application and Implementation

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The TPS61088 is designed for outputting voltage up to 12.6 V with 10-A switch current capability to deliver more than 30-W power. The TPS61088 operates at a quasi-constant frequency pulse-width modulation (PWM) in moderate-to-heavy load condition. In light load condition, the converter can either operate in PFM mode or in forced PWM mode according to the mode selection. The PFM mode brings high efficiency over entire load range, but PWM mode can avoid the acoustic noise as the switching frequency is fixed. The converter uses the adaptive constant off-time peak current control scheme, which provides excellent transient line and load response with minimal output capacitance. The TPS61088 can work with different inductor and output capacitor combination by external loop compensation. It also supports adjustable switching frequency ranging from 200 kHz to 2.2 MHz.

8.2 Typical Application




図 8-1. TPS61088 3.3 V to 9-V/3-A Output Converter

8.2.1 Design Requirements

表 8-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input voltage range	3.3 to 4.2 V
Output voltage	9 V
Output voltage ripple	100 mV peak to peak
Output current rating	3 A
Operating frequency	600 kHz
Operation mode at light load	PFM

Product Folder Links: TPS61088

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the TPS61088 device with the WEBENCH® Power Designer.

- 1. Start by entering your V_{IN}, V_{OUT} and I_{OUT} requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
 - Run electrical simulations to see important waveforms and circuit performance,
 - Run thermal simulations to understand the thermal performance of your board,
 - · Export your customized schematic and layout into popular CAD formats,
 - · Print PDF reports for the design, and share your design with colleagues.
- 5. Get more information about WEBENCH tools at www.ti.com/webench.

8.2.2.2 Setting Switching Frequency

The switching frequency is set by a resistor connected between the FSW pin and the SW pin of the TPS61088. The resistor value required for a desired frequency can be calculated using ± 5 .

$$R_{FREQ} = \frac{4 \times (\frac{1}{f_{SW}} - t_{DELAY} \times \frac{V_{OUT}}{V_{IN}})}{C_{FREQ}}$$
(5)

where

- R_{FRFO} is the resistance connected between the FSW pin and the SW pin
- C_{FREQ} is 23 pF
- f_{SW} is the desired switching frequency
- t_{DELAY} is 89 ns
- V_{IN} is the input voltage
- V_{OUT} is the output voltage

8.2.2.3 Setting Peak Current Limit

The peak input current is set by selecting the correct external resistor value correlating to the required current limit. Since the TPS61088 is configured to work in PFM mode in light load condition, use 式 6 to calculate the correct resistor value:

$$I_{LIM} = \frac{1190000}{R_{ILIM}} \tag{6}$$

where

- R_{ILIM} is the resistance connected between the ILIM pin and ground
- I_{LIM} is the switching peak current limit

For a typical current limit of 11.9 A, the resistor value is 100 k Ω . Considering the device variation and the tolerance over temperature, the minimum current limit at the worst case can be 1.3 A lower than the value calculated by $\not \equiv 6$. The minimum current limit must be higher than the required peak switch current at the lowest input voltage and the highest output power to make sure the TPS61088 does not hit the current limit and can still regulate the output voltage in these conditions.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

8.2.2.4 Setting Output Voltage

The output voltage is set by an external resistor divider (R1, R2 in \boxtimes 8-1). Typically, a minimum current of 20 μ A flowing through the feedback divider gives good accuracy and noise covering. A standard 56-k Ω resistor is typically selected for low-side resistor R2.

The value of R1 is then calculated as:

$$R_1 = \frac{(V_{OUT} - V_{REF}) \times R_2}{V_{REF}}$$
(7)

8.2.2.5 Inductor Selection

Because the selection of the inductor affects the steady state operation of the power supply, transient behavior, loop stability, and boost converter efficiency, the inductor is the most important component in switching power regulator design. Three most important specifications to the performance of the inductor are the inductor value, DC resistance, and saturation current.

The TPS61088 is designed to work with inductor values between 0.47 and 10 μ H. A 0.47- μ H inductor is typically available in a smaller or lower-profile package, while a 10- μ H inductor produces lower inductor current ripple. If the boost output current is limited by the peak current protection of the IC, using a 10- μ H inductor can maximize the output current capability of the controller.

Inductor values can have ±20% or even ±30% tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0-A current depending on how the inductor vendor defines saturation. When selecting an inductor, make sure its rated current, especially the saturation current, is larger than its peak current during the operation.

Follow \pm 8 to \pm 10 to calculate the peak current of the inductor. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To leave enough design margin, TI recommends using the minimum switching frequency, the inductor value with -30% tolerance, and a low-power conversion efficiency for the calculation.

In a boost regulator, calculate the inductor DC current as in 式 8.

$$I_{DC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$
(8)

where

- V_{OUT} is the output voltage of the boost regulator
- I_{OUT} is the output current of the boost regulator
- V_{IN} is the input voltage of the boost regulator
- η is the power conversion efficiency

Calculate the inductor current peak-to-peak ripple as in 式 9.

$$I_{PP} = \frac{1}{L \times (\frac{1}{V_{OUT} - V_{IN}} + \frac{1}{V_{IN}}) \times f_{SW}}$$
(9)

where

- IPP is the inductor peak-to-peak ripple
- · L is the inductor value
- f_{SW} is the switching frequency
- V_{OUT} is the output voltage
- V_{IN} is the input voltage

Therefore, the peak current, I_{Lpeak} , seen by the inductor is calculated with ± 10 .

$$I_{Lpeak} = I_{DC} + \frac{I_{PP}}{2} \tag{10}$$

Set the current limit of the TPS61088 higher than the peak current I_{Lpeak} . Then select the inductor with saturation current higher than the setting current limit.

Boost converter efficiency is dependent on the resistance of its current path, the switching loss associated with the switching MOSFETs, and the core loss of the inductor. The TPS61088 has optimized the internal switch resistance. However, the overall efficiency is affected significantly by the DC resistance (DCR) of the inductor, equivalent series resistance (ESR) at the switching frequency, and the core loss. Core loss is related to the core material and different inductors have different core loss. For a certain inductor, larger current ripple generates higher DCR and ESR conduction losses and higher core loss. Usually, a data sheet of an inductor does not provide the ESR and core loss information. If needed, consult the inductor vendor for detailed information. Generally, TI would recommend an inductor with lower DCR and ESR. However, there is a tradeoff among the inductance of the inductor, DCR and ESR resistance, and its footprint. Furthermore, shielded inductors typically have higher DCR than unshielded inductors. 表 8-2 lists recommended inductors for the TPS61088. Verify whether the recommended inductor can support your target application with the previous calculations and bench evaluation. In this application, the Sumida's inductor CDMC8D28NP-1R2MC is selected for its small size and low DCR.

& 0-2. Neconninended inductors								
PART NUMBER	L (μH)	DCR MAX (mΩ)	SATURATION CURRENT / HEAT RATING CURRENT (A)	SIZE MAX (L × W × H mm)	VENDOR			
CDMC8D28NP-1R2MC	1.2	7.0	12.2 / 12.9	9.5 x 8.7 x 3.0	Sumida			
744311150	1.5	7.2	14.0 / 11.0	7.3 x 7.2 x 4.0	Wurth			
PIMB104T-2R2MS	2.2	7.0	18 / 12	11.2 × 10.3 × 4.0	Cyntec			
PIMB103T-2R2MS	2.2	9.0	16 / 13	11.2 × 10.3 × 3.0	Cyntec			
PIMB065T-2R2MS	2.2	12.5	12 / 10.5	7.4 × 6.8 × 5.0	Cyntec			

表 8-2. Recommended Inductors

8.2.2.6 Input Capacitor Selection

For good input voltage filtering, TI recommends low-ESR ceramic capacitors. The VIN pin is the power supply for the TPS61088. A 0.1- μ F ceramic bypass capacitor is recommended as close as possible to the VIN pin of the TPS61088. The VCC pin is the output of the internal LDO. A ceramic capacitor of more than 1.0 μ F is required at the VCC pin to get a stable operation of the LDO.

For the power stage, because of the inductor current ripple, the input voltage changes if there is parasite inductance and resistance between the power supply and the inductor. It is recommended to have enough input capacitance to make the input voltage ripple less than 100mV. Generally, 10-µF input capacitance is sufficient for most applications.

Note

DC bias effect: High-capacitance ceramic capacitors have a DC bias effect, which has a strong influence on the final effective capacitance. Therefore, the right capacitor value must be chosen carefully. The differences between the rated capacitor value and the effective capacitance result from package size and voltage rating in combination with material. A 10-V rated 0805 capacitor with 10 μ F can have an effective capacitance of less 5 μ F at an output voltage of 5 V.

8.2.2.7 Output Capacitor Selection

For small output voltage ripple, TI recommends a low-ESR output capacitor like a ceramic capacitor. Typically, three 22-µF ceramic output capacitors work for most applications. Higher capacitor values can be used to improve the load transient response. Take care when evaluating the derating of a capacitor under DC bias. The bias can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated

Copyright © 2021 Texas Instruments Incorporated



voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. From the required output voltage ripple, use the following equations to calculate the minimum required effective capacitance C_{OUT} :

$$V_{\text{ripple_dis}} = \frac{(V_{\text{OUT}} - V_{\text{IN_MIN}}) \times I_{\text{OUT}}}{V_{\text{OUT}} \times f_{\text{SW}} \times C_{\text{OUT}}}$$
(11)

$$V_{ripple_ESR} = I_{Lpeak} \times R_{C_ESR}$$
 (12)

where

- V_{ripple dis} is output voltage ripple caused by charging and discharging of the output capacitor
- V_{ripple ESR} is output voltage ripple caused by ESR of the output capacitor
- V_{IN MIN} is the minimum input voltage of boost converter
- V_{OUT} is the output voltage
- I_{OUT} is the output current
- I_{Lpeak} is the peak current of the inductor
- f_{SW} is the converter switching frequency
- · R_{C ESR} is the ESR of the output capacitors

8.2.2.8 Loop Stability

The TPS61088 requires external compensation, which allows the loop response to be optimized for each application. The COMP pin is the output of the internal error amplifier. An external compensation network comprised of resistor R5, ceramic capacitors C5 and C8 is connected to the COMP pin.

The power stage small signal loop response of constant off-time (COT) with peak current control can be modeled by ± 13 .

$$G_{PS}(S) = \frac{R_{O} \times (1 - D)}{2 \times R_{sense}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{ESRZ}}\right) \left(1 - \frac{S}{2 \times \pi \times f_{RHPZ}}\right)}{1 + \frac{S}{2 \times \pi \times f_{P}}}$$
(13)

where

- · D is the switching duty cycle
- R_O is the output load resistance
- R_{sense} is the equivalent internal current sense resistor, which is 0.08 Ω

$$f_{\mathsf{P}} = \frac{2}{2\pi \times \mathsf{R}_{\mathsf{O}} \times \mathsf{C}_{\mathsf{O}}} \tag{14}$$

where

C_O is output capacitor

$$f_{\text{ESRZ}} = \frac{1}{2\pi \times R_{\text{ESR}} \times C_{\text{O}}}$$
 (15)

where

R_{FSR} is the equivalent series resistance of the output capacitor

$$f_{\text{RHPZ}} = \frac{R_{\text{O}} \times (1 - D)^2}{2\pi \times L} \tag{16}$$

Submit Document Feedback

The COMP pin is the output of the internal transconductance amplifier. 式 17 shows the small signal transfer function of compensation network.

$$Gc(S) = \frac{G_{EA} \times R_{EA} \times V_{REF}}{V_{OUT}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{COMZ}}\right)}{\left(1 + \frac{S}{2 \times \pi \times f_{COMP1}}\right)\left(1 + \frac{S}{2 \times \pi \times f_{COMP2}}\right)}$$
(17)

where

- G_{FA} is the transconductance of the amplifier
- R_{FA} is the output resistance of the amplifier
- V_{RFF} is the reference voltage at the FB pin
- V_{OUT} is the output voltage
- $f_{\rm COMP1}, f_{\rm COMP2}$ are the poles' frequency of the compensation network
- f_{COMZ} is the zero's frequency of the compensation network

The next step is to choose the loop crossover frequency, $f_{\rm C}$. The higher in frequency that the loop gain stays above zero before crossing over, the faster the loop response is. It is generally accepted that the loop gain cross over no higher than the lower of either 1/10 of the switching frequency, $f_{\rm SW}$, or 1/5 of the RHPZ frequency, $f_{\rm RHPZ}$.

Then set the value of R5, C5, and C8 (in 8-1) by following these equations.

$$R5 = \frac{2\pi \times V_{OUT} \times R_{sense} \times f_{C} \times C_{O}}{(1 - D) \times V_{REF} \times G_{EA}}$$
(18)

where

f_C is the selected crossover frequency

The value of C5 can be set by \pm 19.

$$C5 = \frac{R_O \times C_O}{2R5} \tag{19}$$

The value of C8 can be set by \pm 20.

$$C8 = \frac{R_{ESR} \times C_O}{R5}$$
 (20)

If the calculated value of C8 is less than 10 pF, it can be left open.


Designing the loop for greater than 45° of phase margin and greater than 10-dB gain margin eliminates output voltage ringing during the line and load transient.

Copyright © 2021 Texas Instruments Incorporated


Submit Document Feedback



8.2.3 Application Curves









9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.7 V to 12 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A typical choice is an electrolytic or tantalum capacitor with a value of $47~\mu\text{F}$.

Submit Document Feedback



10 Layout

10.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If layout is not carefully done, the regulator could suffer from instability and noise problems. To maximize efficiency, switch rise and fall times are very fast. To prevent radiation of high-frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling.

The input capacitor needs to be close to the VIN pin and GND pin in order to reduce the I_{input} supply ripple.

The layout should also be done with well consideration of the thermal as this is a high power density device. A thermal pad that improves the thermal capabilities of the package should be soldered to the large ground plate, using thermal vias underneath the thermal pad.

10.2 Layout Example

The bottom layer is a large ground plane connected to the PGND plane and AGND plane on top layer by vias.




図 10-1. Bottom Layer



10.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125° C under normal operating conditions. Calculate the maximum allowable dissipation, $P_{D(max)}$, and keep the actual power dissipation less than or equal to $P_{D(max)}$. The maximum-power-dissipation limit is determined using ± 21 .

$$P_{D(max)} = \frac{125 - T_A}{R_{\theta JA}} \tag{21}$$

where

- T_A is the maximum ambient temperature for the application.
- $R_{\theta JA}$ is the junction-to-ambient thermal resistance given in the *Thermal Information* table.

The TPS61088 comes in a thermally-enhanced VQFN package. This package includes a thermal pad that improves the thermal capabilities of the package. The real junction-to-ambient thermal resistance of the package greatly depends on the PCB type, layout, and thermal pad connection. Using thick PCB copper and soldering the thermal pad to a large ground plate enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.1.2 Development Support

11.1.2.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the TPS61088 device with the WEBENCH® Power Designer.

- 1. Start by entering your V_{IN}, V_{OUT} and I_{OUT} requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
 - · Run electrical simulations to see important waveforms and circuit performance,
 - · Run thermal simulations to understand the thermal performance of your board,
 - Export your customized schematic and layout into popular CAD formats,
 - · Print PDF reports for the design, and share your design with colleagues.
- 5. Get more information about WEBENCH tools at www.ti.com/webench.

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

11.4 Trademarks

Bluetooth[™] is a trademark of Bluetooth SIG.

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® are registered trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

24-Jul-2025 www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS61088RHLR	Active	Production	VQFN (RHL) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	S61088A
TPS61088RHLR.A	Active	Production	VQFN (RHL) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	S61088A
TPS61088RHLRG4	Active	Production	VQFN (RHL) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	S61088A
TPS61088RHLRG4.A	Active	Production	VQFN (RHL) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	S61088A
TPS61088RHLT	Active	Production	VQFN (RHL) 20	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	S61088A
TPS61088RHLT.A	Active	Production	VQFN (RHL) 20	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	S61088A
TPS61088RHLT.B	Active	Production	VQFN (RHL) 20	250 SMALL T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 125	S61088A

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 24-Jul-2025

OTHER QUALIFIED VERSIONS OF TPS61088:

Automotive: TPS61088-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61088RHLR	VQFN	RHL	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
TPS61088RHLRG4	VQFN	RHL	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
TPS61088RHLT	VQFN	RHL	20	250	180.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1

www.ti.com 18-Jun-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61088RHLR	VQFN	RHL	20	3000	346.0	346.0	33.0
TPS61088RHLRG4	VQFN	RHL	20	3000	346.0	346.0	33.0
TPS61088RHLT	VQFN	RHL	20	250	210.0	185.0	35.0

3.5 x 4.5 mm, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to theri locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated