





**TPS61023** 

JAJSHY7B - SEPTEMBER 2019 - REVISED AUGUST 2020

# TPS61023 0.5V 超低入力電圧 3.7A 昇圧コンバータ

## 1 特長

- 入力電圧範囲:0.5V~5.5V
- スタートアップ時の最低入力電圧:1.8V
- 出力電圧設定範囲:2.2V~5.5V
- $2 \sim 0.47 \text{m}\Omega$  (LS) /  $68 \text{m}\Omega$  (HS) MOSFET
- 3.7A のバレー・スイッチング電流制限
- $V_{IN}$  = 3.6V、 $V_{OUT}$  = 5V、 $I_{OUT}$  = 1.5A のとき 94% の
- V<sub>IN</sub> > 1.5V のとき 1MHz、V<sub>IN</sub> < 1V のとき 0.5MHz の</li> スイッチング周波数
- V<sub>IN</sub> および SW からのシャットダウン電流 0.1µA (標準
- -40℃~+125℃ の範囲で ±2.5% 精度の基準電圧
- 軽負荷時の自動 PFM 動作モード
- $V_{IN} > V_{OUT}$  時のパススルー・モード
- シャットダウン時に入力と出力を完全に切り離し
- 出力過電圧およびサーマル・シャットダウン保護機能
- 出力短絡保護機能
- 1.2mm × 1.6mm の SOT563 (DRL) 6 ピン・パッケー

## 2 アプリケーション

- 電子棚札
- ビデオ・ドアベル
- リモート・コントローラ

## 3 概要

TPS61023 デバイスは、超低入力電圧 (0.5V) の同期整 流昇圧コンバータです。このデバイスは、各種バッテリおよ びスーパー・キャパシタで動作する携帯機器およびスマー ト・デバイス用の電源に使用できます。 TPS61023 は、全 温度範囲にわたって 3.7A (標準値) のバレー・スイッチ電 流制限が可能です。0.5V~5.5V という広い入力電圧範 囲を持つ TPS61023 は、スーパー・キャパシタ・バックアッ プ電源アプリケーションをサポートしています。これらのア プリケーションはスーパー・キャパシタを著しく放電させる 場合があります。


入力電圧が 1.5V を超える場合、TPS61023 は 1MHz の スイッチング周波数で動作します。入力電圧が 1.5V~1V の場合、このスイッチング周波数は 0.5MHz まで徐々に 低下します。軽負荷条件の場合、TPS61023 はパワーセ ーブ・モードに移行し、負荷電流の全範囲にわたって高い 効率を維持します。軽負荷時には、Vourから20µAの静 止電流を消費します。シャットダウン中、TPS61023 は入 力電源から完全に分離され、0.1µA の電流しか消費しな いため、長いバッテリ寿命を達成できます。TPS61023 に は 5.7V の出力過電圧保護、出力短絡保護、およびサー マル・シャットダウン保護機能が搭載されています。

TPS61023 は 1.2mm × 1.6mm の SOT563 (DRL) パッ ケージで供給され、外付け部品が少ないため、非常に小 さなソリューションを実現できます。

## 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)		
TPS61023	SOT563 (6)	1.20mm × 1.60mm		

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



代表的なアプリケーション回路



## **Table of Contents**

1 特長	1 8.1 Application Information	12
2 アプリケーション		
3 概要		
4 Revision History		19
5 Pin Configuration and Functions		19
Pin Functions		19
6 Specifications		20
6.1 Absolute Maximum Ratings	44 D	21
6.2 ESD Ratings		21
6.3 Recommended Operating Conditions		21
6.4 Thermal Information	11 2 Cummant Danaumana	21
6.5 Electrical Characteristics	44 4 7 1 1	21
6.6 Typical Characteristics	+ + + + + + + + + + + + + + + + + +	21
7 Detailed Description		21
7.1 Overview	40.00	
7.2 Functional Block Diagram		21
7.3 Feature Description		22
7.4 Device Functional Modes1	40.0 T	24
8 Application and Implementation1		

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

貝付田方不足の光子は以前で表しています。この以前限正は光中版に中しています。	
Changes from Revision A (October 2019) to Revision B (August 2020)	Page
- 文書全体にわたって表、図、相互参照の採番方法を更新	1
• Changed unit in ⊠ 6-6 to µA	6
Changed 80 mA to 800 mA in 図 8-7	
Changes from Revision * (September 2019) to Revision A (October 2019)	Page
<ul><li>・ 量産リリースにあたって製品ステータスを「量産データ」に変更</li></ul>	1

# **5 Pin Configuration and Functions**




図 5-1. DRL Package 6-Pin SOT563 Top View

## **Pin Functions**

PIN		I/O	DESCRIPTION			
NO.	NAME	1/0	DESCRIPTION			
1	FB	I	Voltage feedback of adjustable output voltage			
2	EN	I	Enable logic input. Logic high voltage enables the device. Logic low voltage disables the device and turns it into shutdown mode.			
3	VIN	I	IC power supply input			
4	GND	PWR	Ground pin of the IC			
5	SW	PWR	The switch pin of the converter. It is connected to the drain of the internal low-side power MOSFET and the source of the internal high-side power MOSFET.			
6	VOUT	PWR	Boost converter output			



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VIN, EN, FB, SW, VOUT	-0.3	7	V
Voltage range at terminals <sup>(2)</sup>	SW spike at 10ns	-0.7	8	V
	SW spike at 1ns	-0.7	9	V
Operating junction temperature, T <sub>J</sub>	·	-40	150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C	

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±500 V may actually have higher performance.

## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage range	0.5		5.5	V
V <sub>OUT</sub>	Output voltage setting range	2.2		5.5	V
L	Effective inductance range	0.37	1.0	2.9	μH
C <sub>IN</sub>	Effective input capacitance range	1.0	4.7		μF
C <sub>OUT</sub>	Effective output capacitance range	4	10	1000	μF
T <sub>J</sub>	Operating junction temperature	-40		125	°C

#### 6.4 Thermal Information

Submit Document Feedback

		TPS61023	TPS61023	
	THERMAL METRIC <sup>(1)</sup>	DRL (SOT563) - 6 PINS	DRL (SOT563) - 6 PINS	UNIT
		Standard	EVM <sup>(2)</sup>	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	142.7	91.4	°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance	55.7	N/A	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	31.0	N/A	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.4	5.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	30.7	38.1	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.
- Measured on TPS61023EVM, 4-layer, 2oz copper 50mm×38mm PCB.

Product Folder Links: TPS61023

## **6.5 Electrical Characteristics**

 $T_J = -40$ °C to 125°C,  $V_{IN} = 3.6$  V and  $V_{OUT} = 5.0$  V. Typical values are at  $T_J = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUP	PLY					
V <sub>IN</sub>	Input voltage range		0.5		5.5	V
V <sub>IN_UVLO</sub> Under-voltage lockout threshold		V <sub>IN</sub> rising		1.7	1.8	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0.5	V				
	Quiescent current into VIN pin	1.8 V to 5.5 V, V <sub>FB</sub> = V <sub>REF</sub> + 0.1 V, T <sub>J</sub> up		0.9	3.0	μА
IQ	Quiescent current into VOUT pin	2.2 V to 5.5 V, V <sub>FB</sub> = V <sub>REF</sub> + 0.1 V, T <sub>J</sub> up		20	30	μА
I <sub>SD</sub>	Shutdown current into VIN and SW pin	IC disabled, V <sub>IN</sub> = V <sub>SW</sub> = 3.6 V, T <sub>J</sub> = 25°C		0.1	0.2	μA
OUTPUT					'	
V <sub>OUT</sub>	Output voltage setting range		2.2		5.5	V
	D. (	PWM mode	580	595	610	mV
V <sub>REF</sub>	Reference voltage at the FB pin	PFM mode	585	601		mV
V <sub>OVP</sub>	Output over-voltage protection threshold	V <sub>OUT</sub> rising	5.5	5.7	6.0	V
V <sub>OVP_HYS</sub>	Over-voltage protection hysteresis			0.1		V
I <sub>FB_LKG</sub>	Lastra as assessed at ED with	T <sub>J</sub> = 25°C		4	20	nA
	Leakage current at FB pin	T <sub>J</sub> = 125°C		6		nA
I <sub>VOUT_LKG</sub>	Leakage current into VOUT pin	IC disabled, V <sub>IN</sub> = 0 V, V <sub>SW</sub> = 0 V, V <sub>OUT</sub> = 5.5 V, T <sub>J</sub> = 25°C	1		3	μА
t <sub>SS</sub>	Soft startup time	From active EN to VOUT regulation. $V_{IN}$ = 2.5 V, $V_{OUT}$ = 5.0 V, $C_{OUT\_EFF}$ = $10\mu$ F, $I_{OUT}$ = 0		700		μs
POWER SWI	тсн					
	High-side MOSFET on resistance	V <sub>OUT</sub> = 5.0 V		68		mΩ
R <sub>DS(on)</sub>	Low-side MOSFET on resistance	V <sub>OUT</sub> = 5.0 V		47		mΩ
	Control in a few succession	V <sub>IN</sub> = 3.6 V, V <sub>OUT</sub> = 5.0 V, PWM mode		1.0		MHz
f <sub>SW</sub>	Switching frequency	V <sub>IN</sub> = 1.0 V, V <sub>OUT</sub> = 5.0 V, PWM mode		0.5		MHz
t <sub>ON_min</sub>	Minimum on time		40	96	130	ns
t <sub>OFF_min</sub>	Minimum off time			80	120	ns
I <sub>LIM_SW</sub>	Valley current limit	V <sub>IN</sub> = 3.6 V, V <sub>OUT</sub> = 5.0 V	2.7	3.7		Α
	Des els anno en mont	V <sub>IN</sub> = 1.8 - 5.5 V, V <sub>OUT</sub> < 0.4 V	200	350		mA
I <sub>LIM_CHG</sub>	Pre-charge current	V <sub>IN</sub> = 2.4 V, V <sub>OUT</sub> = 2.15 V	750	1200		mA
LOGIC INTE	RFACE				'	
V <sub>EN_H</sub>	EN logic high threshold	V <sub>IN</sub> > 1.8 V or V <sub>OUT</sub> > 2.2 V			1.2	V
V <sub>EN_L</sub>	EN logic low threshold	V <sub>IN</sub> > 1.8 V or V <sub>OUT</sub> > 2.2 V	0.35	0.42	0.45	V
PROTECTIO	N .					
T <sub>SD</sub>	Thermal shutdown threshold	T <sub>J</sub> rising		150		°C
T <sub>SD_HYS</sub>	Thermal shutdown hysteresis	T <sub>J</sub> falling below T <sub>SD</sub>		20		°C

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



## **6.6 Typical Characteristics**

 $V_{IN}$  = 3.6 V,  $V_{OUT}$  = 5 V,  $T_J$  = 25°C, unless otherwise noted




図 6-1. Load Efficiency With Different Input






図 6-2. Load Efficiency With Different Output



 $V_{IN}$  = 1.8 V, 3.0 V, 3.6 V, 4.2 V;  $V_{OUT}$  = 5 V



 $V_{IN} = 3.6 \text{ V}; V_{OUT} = 0.1 \text{ V to } 3.3 \text{ V}$ 

# 図 6-3. Load Regulation






図 6-5. Reference Voltage vs Temperature



 $V_{IN}$  = 1.8 V, 3.6 V 4.5 V;  $V_{OUT}$  = 5 V,  $T_{J}$  = -40°C to +125°C, No switching

図 6-6. Quiescent Current into VIN vs Temperature





No switching






図 6-9. Switching Frequency vs Input Voltage




 $V_{IN} = V_{SW} = 1.8 \text{ V}, 3.6 \text{ V}, 4.5 \text{ V}, 5 \text{ V}; V_{OUT} = 0 \text{ V}; T_{J} = -40^{\circ}\text{C} \text{ to}$ +125°C

# 図 6-8. Shutdown Current vs Temperature



 $V_{IN}$  = 1.8 V, 2.4 V, 3.6 V, 4.5 V;  $V_{OUT}$  = 0 V;  $T_{J}$  = -40°C to +125°C

#### 図 6-10. EN Rising Threshold vs Temperature



 $V_{IN}$  = 1.8 V, 2.4 V, 3.6 V, 4.5 V;  $V_{OUT}$  = 0 V;  $T_{J}$  = -40°C to +125°C

図 6-11. EN Falling Threshold vs Temperature

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback




## 7 Detailed Description

#### 7.1 Overview

The TPS61023 synchronous step-up converter is designed to operate from an input voltage supply range between 0.5 V and 5.5 V with 3.7-A (typical) valley switch current limit. The TPS61023 typically operates at a quasi-constant frequency pulse width modulation (PWM) at moderate to heavy load currents. The switching frequency is 1 MHz when the input voltage is above 1.5 V. The switching frequency reduces down to 0.5 MHz gradually when the input voltage goes down from 1.5 V to 1 V and keeps at 0.5 MHz when the input voltage is below 1 V. At light load conditions, the TPS61023 converter operates in power-save mode with pulse frequency modulation (PFM). During PWM operation, the converter uses adaptive constant on-time valley current mode control scheme to achieve excellent line regulation and load regulation and allows the use of a small inductor and ceramic capacitors. Internal loop compensation simplifies the design process while minimizing the number of external components.

#### 7.2 Functional Block Diagram



Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

## 7.3 Feature Description

#### 7.3.1 Undervoltage Lockout

The TPS61023 has a built-in undervoltage lockout (UVLO) circuit to ensure the device working properly. When the input voltage is above the UVLO rising threshold of 1.8 V, the TPS61023 can be enabled to boost the output voltage. After the TPS61023 starts up and the output voltage is above 2.2 V, the TPS61023 works with input voltage as low as 0.5 V.

#### 7.3.2 Enable and Soft Start

When the input voltage is above the UVLO rising threshold and the EN pin is pulled to a voltage above 1.2 V, the TPS61023 is enabled and starts up. At the beginning, the TPS61023 charges the output capacitors with a current of about 350 mA when the output voltage is below 0.4 V. When the output voltage is charged above 0.4 V, the output current is changed to having output current capability to drive the 2- $\Omega$  resistance load. After the output voltage reaches the input voltage, the TPS61023 starts switching, and the output voltage ramps up further. The typical start-up time is 700  $\mu$ s accounting from EN high to output reaching target voltage for the application with input voltage is 2.5 V, output voltage is 5 V, output effective capacitance is 10  $\mu$ F, and no load. When the voltage at the EN pin is below 0.4 V, the internal enable comparator turns the device into shutdown mode. In the shutdown mode, the device is entirely turned off. The output is disconnected from input power supply.

## 7.3.3 Switching Frequency

The TPS61023 switches at a quasi-constant 1-MHz frequency when the input voltage is above 1.5 V. When the input voltage is lower than 1.5 V, the switching frequency is reduced gradually to 0.5 MHz to improve the efficiency and get higher boost ratio. When the input voltage is below 1 V, the switching frequency is fixed at a quasi-constant 0.5 MHz.

## 7.3.4 Current Limit Operation

The TPS61023 uses a valley current limit sensing scheme. Current limit detection occurs during the off-time by sensing of the voltage drop across the synchronous rectifier.

When the load current is increased such that the inductor current is above the current limit within the whole switching cycle time, the off-time is increased to allow the inductor current to decrease to this threshold before the next on-time begins (so called frequency foldback mechanism). When the current limit is reached, the output voltage decreases during further load increase.

The maximum continuous output current  $(I_{OUT(LC)})$ , before entering current limit (CL) operation, can be defined by  $\pm 1$ .

$$I_{OUT(CL)} = (1-D) \times \left(I_{LIM} + \frac{1}{2}\Delta I_{L(P-P)}\right)$$
(1)

#### where

- D is the duty cycle
- ΔI<sub>L(P-P)</sub> is the inductor ripple current

The duty cycle can be estimated by  $\pm 2$ .

$$D = 1 - \frac{V_{IN} \times \eta}{V_{OUT}}$$
 (2)

#### where

- V<sub>OUT</sub> is the output voltage of the boost converter
- V<sub>IN</sub> is the input voltage of the boost converter
- n is the efficiency of the converter, use 90% for most applications

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



The peak-to-peak inductor ripple current is calculated by  $\pm 3$ .

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times D}{L \times f_{SW}}$$
(3)

where

- · L is the inductance value of the inductor
- f<sub>SW</sub> is the switching frequency
- D is the duty cycle
- V<sub>IN</sub> is the input voltage of the boost converter

## 7.3.5 Pass-Through Operation

When the input voltage is higher than the setting output voltage, the output voltage is higher than the target regulation voltage. When the output voltage is 101% of the setting target voltage, the TPS61023 stops switching and fully turns on the high-side PMOS FET. The device works in pass-through mode. The output voltage is the input voltage minus the voltage drop across the DCR of the inductor and the  $R_{DS(on)}$  of the PMOS FET. When the output voltage drops below the 97% of the setting target voltage as the input voltage declines or the load current increases, the TPS61023 resumes switching again to regulate the output voltage.

## 7.3.6 Overvoltage Protection

The TPS61023 has an output overvoltage protection (OVP) to protect the device if the external feedback resistor divider is wrongly populated. When the output voltage is above 5.7 V typically, the device stops switching. Once the output voltage falls 0.1 V below the OVP threshold, the device resumes operating again.

#### 7.3.7 Output Short-to-Ground Protection

The TPS61023 starts to limit the output current when the output voltage is below 1.8 V. The lower the output voltage reaches, the smaller the output current is. When the VOUT pin is short to ground, and the output voltage becomes less than 0.4 V, the output current is limited to approximately 350 mA. Once the short circuit is released, the TPS61023 goes through the soft start-up again to the regulated output voltage.

#### 7.3.8 Thermal Shutdown

The TPS61023 goes into thermal shutdown once the junction temperature exceeds 150°C. When the junction temperature drops below the thermal shutdown recovery temperature, typically 130°C, the device starts operating again.

#### 7.4 Device Functional Modes

The TPS61023 has two switching operation modes, PWM mode in moderate to heavy load conditions and power save mode with pulse frequency modulation (PFM) in light load conditions.

#### **7.4.1 PWM Mode**

The TPS61023 uses a quasi-constant 1.0-MHz frequency pulse width modulation (PWM) at moderate to heavy load current. Based on the input voltage to output voltage ratio, a circuit predicts the required on-time. At the beginning of the switching cycle, the NMOS switching FET. The input voltage is applied across the inductor and the inductor current ramps up. In this phase, the output capacitor is discharged by the load current. When the on-time expires, the main switch NMOS FET is turned off, and the rectifier PMOS FET is turned on. The inductor transfers its stored energy to replenish the output capacitor and supply the load. The inductor current declines because the output voltage is higher than the input voltage. When the inductor current hits the valley current threshold determined by the output of the error amplifier, the next switching cycle starts again.

The TPS61023 has a built-in compensation circuit that can accommodate a wide range of input voltage, output voltage, inductor value, and output capacitor value for stable operation.

#### 7.4.2 Power-Save Mode

The TPS61023 integrates a power-save mode with PFM to improve efficiency at light load. When the load current decreases, the inductor valley current set by the output of the error amplifier no longer regulates the

Product Folder Links: TPS61023

output voltage. When the inductor valley current hits the low limit, the output voltage exceeds the setting voltage as the load current decreases further. When the FB voltage hits the PFM reference voltage, the TPS61023 goes into the power-save mode. In the power-save mode, when the FB voltage rises and hits the PFM reference voltage, the device continues switching for several cycles because of the delay time of the internal comparator — then it stops switching. The load is supplied by the output capacitor, and the output voltage declines. When the FB voltage falls below the PFM reference voltage, after the delay time of the comparator, the device starts switching again to ramp up the output voltage.




図 7-1. Output Voltage in PWM Mode and PFM Mode

## 8 Application and Implementation

#### Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

#### 8.1 Application Information

The TPS61023 is a synchronous boost converter designed to operate from an input voltage supply range between 0.5 V and 5.5 V with a typically 3.7-A valley switch current limit. The TPS61023 typically operates at a quasi-constant 1-MHz frequency PWM at moderate-to-heavy load currents when the input voltage is above 1.5 V. The switching frequency changes to 0.5 MHz gradually with the input voltage changing from 1.5 V to 1 V for better efficiency and high step-up ratio. When the input voltage is below 1 V, the switching frequency is fixed at a quasi-constant 0.5 MHz. At light load currents, the TPS61023 converter operates in power-save mode with PFM to achieve high efficiency over the entire load current range.

## 8.2 Typical Application

The TPS61023 provides a power supply solution for portable devices powered by batteries or backup applications powered by super-capacitors. With typical 3.7-A switch current capability, the TPS61023 can output 5 V and 1.5 A from a single-cell Li-ion battery.




図 8-1. Li-ion Battery to 5-V Boost Converter

#### 8.2.1 Design Requirements

The design parameters are listed in  $\frac{1}{8}$  8-1.

表 8-1. Design Parameters

PARAMETERS	VALUES
Input voltage	2.7 V to 4.35 V
Output voltage	5 V
Output current	1.5 A
Output voltage ripple	±50 mV

Product Folder Links: TPS61023

## 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Setting the Output Voltage

The output voltage is set by an external resistor divider (R1, R2 in  $\boxtimes$  8-1). When the output voltage is regulated, the typical voltage at the FB pin is  $V_{RFF}$ . Thus the resistor divider is determined by  $\npreceq$  4.

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R2 \tag{4}$$

#### where

- V<sub>OUT</sub> is the regulated output voltage
- V<sub>REF</sub> is the internal reference voltage at the FB pin

For the best accuracy, should be kept R2 smaller than 300 k $\Omega$  to ensure the current flowing through R2 is at least 100 times larger than the FB pin leakage current. Changing R2 towards a lower value increases the immunity against noise injection. Changing the R2 towards a higher value reduces the quiescent current for achieving highest efficiency at low load currents.

#### 8.2.2.2 Inductor Selection

Because the selection of the inductor affects steady-state operation, transient behavior, and loop stability. The inductor is the most important component in power regulator design. There are three important inductor specifications, inductor value, saturation current, and dc resistance (DCR).

The TPS61023 is designed to work with inductor values between 0.37  $\mu$ H and 2.9  $\mu$ H. Follow  $\pm$  5 to  $\pm$  7 to calculate the inductor peak current for the application. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To have enough design margins, choose the inductor value with -30% tolerances, and low power-conversion efficiency for the calculation.

In a boost regulator, the inductor dc current can be calculated by  $\pm 5$ .

$$I_{L(DC)} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$
(5)

#### where

- V<sub>OUT</sub> is the output voltage of the boost converter
- I<sub>OUT</sub> is the output current of the boost converter
- V<sub>IN</sub> is the input voltage of the boost converter
- η is the power conversion efficiency, use 90% for most applications

The inductor ripple current is calculated by  $\pm$  6.

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times D}{L \times f_{SW}}$$
(6)

#### where

- D is the duty cycle, which can be calculated by 式 2
- · L is the inductance value of the inductor
- f<sub>SW</sub> is the switching frequency
- V<sub>IN</sub> is the input voltage of the boost converter

Therefore, the inductor peak current is calculated by 式 7.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



$$I_{L(P)} = I_{L(DC)} + \frac{\Delta I_{L(P-P)}}{2}$$
 (7)

Normally, it is advisable to work with an inductor peak-to-peak current of less than 40% of the average inductor current for maximum output current. A smaller ripple from a larger valued inductor reduces the magnetic hysteresis losses in the inductor and EMI. But in the same way, load transient response time is increased. The saturation current of the inductor must be higher than the calculated peak inductor current. 表 8-2 lists the recommended inductors for the TPS61023.

表 8-2. Recommended Inductors for the TPS61023

PART NUMBER <sup>(1)</sup>	L (µH)	DCR MAX (mΩ)	SATURATION CURRENT (A)	SIZE (LxWxH)	VENDOR
XEL4030-102ME	1	9.78	9.0	4.0 × 4.0 × 3.1	Coilcraft
74438357010	1	13.5	9.6	4.1 x 4.1 x 3.1	Wurth Elecktronik
HBME042A-1R0MS-99	1	11.5	7.0	4.1 x 4.1 x 2.1	Cyntec

(1) See Third-party Products disclaimer

#### 8.2.2.3 Output Capacitor Selection

The output capacitor is mainly selected to meet the requirements for output ripple and loop stability. The ripple voltage is related to capacitor capacitance and its equivalent series resistance (ESR). Assuming a ceramic capacitor with zero ESR, the minimum capacitance needed for a given ripple voltage can be calculated by  $3 \times 8$ .

$$C_{OUT} = \frac{I_{OUT} \times D_{MAX}}{f_{SW} \times V_{RIPPLE}}$$
(8)

#### where

- D<sub>MAX</sub> is the maximum switching duty cycle
- V<sub>RIPPLE</sub> is the peak-to-peak output ripple voltage
- I<sub>OUT</sub> is the maximum output current
- f<sub>SW</sub> is the switching frequency

The ESR impact on the output ripple must be considered if tantalum or aluminum electrolytic capacitors are used. The output peak-to-peak ripple voltage caused by the ESR of the output capacitors can be calculated by 式 9.

$$V_{RIPPLE(ESR)} = I_{L(P)} \times R_{ESR}$$
(9)

Take care when evaluating the derating of a ceramic capacitor under dc bias voltage, aging, and ac signal. For example, the dc bias voltage can significantly reduce capacitance. A ceramic capacitor can lose more than 50% of its capacitance at its rated voltage. Therefore, always leave margin on the voltage rating to ensure adequate capacitance at the required output voltage. Increasing the output capacitor makes the output ripple voltage smaller in PWM mode.

TI recommends using the X5R or X7R ceramic output capacitor in the range of 4-µF to 1000-µF effective capacitance. The output capacitor affects the small signal control loop stability of the boost regulator. If the output capacitor is below the range, the boost regulator can potentially become unstable. Increasing the output capacitor makes the output ripple voltage smaller in PWM mode.

#### 8.2.2.4 Loop Stability, Feedforward Capacitor Selection

When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop can be unstable.

The load transient response is another approach to check the loop stability. During the load transient recovery time,  $V_{OUT}$  can be monitored for settling time, overshoot or ringing that helps judge the stability of the converters. Without any ringing, the loop has usually more than  $45^{\circ}$  of phase margin.

A feedforward capacitor (C3 in the  $\boxtimes$  8-2) in parallel with R1 induces a pair of zero and pole in the loop transfer function. By setting the proper zero frequency, the feedforward capacitor can increase the phase margin to improve the loop stability. For large output capacitance more than 40  $\mu$ F application, TI recommends a feedforward capacitor to set the zero frequency (f<sub>FFZ</sub>) to 1 kHz. As for the input voltage lower than 1-V application, TI recommends to use the effective output capacitance is about 100  $\mu$ F and set the zero frequency (f<sub>FFZ</sub>) to 1 kHz. The value of the feedforward capacitor can be calculated by  $\pm$  10.



$$C3 = \frac{1}{2\pi \times f_{FFZ} \times R1} \tag{10}$$

#### where

- R1 is the resistor between the VOUT pin and FB pin
- f<sub>FFZ</sub> is the zero frequency created by the feedforward capacitor




図 8-2. TPS61023 Circuit With Feedforward Capacitor


#### 8.2.2.5 Input Capacitor Selection

Multilayer X5R or X7R ceramic capacitors are excellent choices for the input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Input capacitors must be located as close as possible to the device. While a 10-µF input capacitor is sufficient for most applications, larger values may be used to reduce input current ripple without limitations. Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. In this circumstance, place additional bulk capacitance (tantalum or aluminum electrolytic capacitor) between ceramic input capacitor and the power source to reduce ringing that can occur between the inductance of the power source leads and ceramic input capacitor.


Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

## 8.2.3 Application Curves







# 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 0.5 V to 5.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A typical choice is a tantalum or aluminum electrolytic capacitor with a value of 100  $\mu$ F. Output current of the input power supply must be rated according to the supply voltage, output voltage, and output current of the TPS61023.

## 10 Layout

## 10.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If the layout is not carefully done, the regulator could suffer from instability and noise problems. To maximize efficiency, switch rise and fall time are very fast. To prevent radiation of high frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling. The input capacitor needs not only to be close to the VIN pin, but also to the GND pin in order to reduce input supply ripple.

The most critical current path for all boost converters is from the switching FET, through the rectifier FET, then the output capacitors, and back to ground of the switching FET. This high current path contains nanosecond rise and fall time and must be kept as short as possible. Therefore, the output capacitor not only must be close to the VOUT pin, but also to the GND pin to reduce the overshoot at the SW pin and VOUT pin.

For better thermal performance, TI suggest to make copper polygon connected with each pin bigger.

## 10.2 Layout Example




図 10-1. Layout Example



#### 10.3 Thermal Considerations

Restrict the maximum IC junction temperature to  $125^{\circ}$ C under normal operating conditions. Calculate the maximum allowable dissipation,  $P_{D(max)}$ , and keep the actual power dissipation less than or equal to  $P_{D(max)}$ . The maximum-power-dissipation limit is determined using  $\pm$  11.

$$P_{D(max)} = \frac{125 - T_A}{R_{\theta JA}} \tag{11}$$

#### where

- T<sub>A</sub> is the maximum ambient temperature for the application
- R<sub>0JA</sub> is the junction-to-ambient thermal resistance given in *Thermal Information*

The TPS61023 comes in a SOT563 package. The real junction-to-ambient thermal resistance of the package greatly depends on the PCB type, layout. Using larger and thicker PCB copper for the power pads (GND, SW, and VOUT) to enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

## 11 Device and Documentation Support

## 11.1 Device Support

## 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 11.6 Glossary

TI Glossarv

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated



## 12.1 Package Option Addendum

#### **Packaging Information**

Orderable Device	Status <sup>(1)</sup>		Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish <sup>(6)</sup>	MSL Peak Temp <sup>(3)</sup>		Device Marking <sup>(4) (5)</sup>
TPS61023DRLR	ACTIVE	SOT-5X3	DRL	6		Green (RoHS & no Sb/Br)	Call TISN	Level-1-260- UNLIM	-40 to 125	1GI

1. The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE\_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

2. Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br)**: TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

- 3. MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- 4. There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- 5. Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- 6. Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Product Folder Links: TPS61023

Submit Document Feedback



Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

23




## 12.2 Tape and Reel Information



# TAPE DIMENSIONS KO P1 BO W Cavity A0


	D: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61023DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3


Product Folder Links: *TPS61023* 



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61023DRLR	SOT-5X3	DRL	6	4000	182.0	182.0	20.0



PLASTIC SMALL OUTLINE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-293 Variation UAAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated