

# TPS568230 4.5V～18V入力、8A、同期整流降圧型電圧レギュレータ


## 1 特長

- 入力電圧範囲: 4.5V～18V
- D-CAP3™アーキテクチャ制御による高速過渡応答
- 出力電圧範囲: 0.6V～7V
- 0.6V±1% の基準電圧 (25°C)
- 8A の連続出力電流をサポート
- $R_{DS(on)}$  が 19.5mΩ/9.5mΩ の内蔵パワー MOSFET
- ULQ™(超低静止電流) 機能によるバッテリ寿命の延長
- 動作モードを選択可能
  - 強制連続導通モード (FCCM)
  - Out-of-Audio™(OOA) モード
  - Advanced Eco-Mode™
- 600kHz、800kHz、1MHz のスイッチング周波数を選択可能
- 最高 90% デューティの動作をサポート
- SS ピンによりソフト・スタート時間を調整可能
- パワー・グッド出力
- 出力放電機能を内蔵
- サイクル単位の過電流保護
- ラッチ動作を伴わないフォルト保護
- 小型の3.0mm×3.0mm HotRod™QFN パッケージ

## 2 アプリケーション

- デジタル TV、セットトップ・ボックス、ゲーム機
- サーバー、ストレージ、ネットワークのポイント・オブ・ロード
- 産業用 PC およびファクトリ・オートメーション・アプリケーション
- 標準の 5V、12V、15V 入力を備えた分散電源システム

### 代表的なアプリケーション



## 3 概要

TPS568230 は MOSFET を内蔵し、コスト効率が高く、高い入力電圧に対応した、高効率の同期整流降圧型コンバータです。

TPS568230 は ULQ™(超低静止電流) 機能を備えているため、バイアス電流を低減できます。このデバイスは 4.5V～18V の入力電源電圧で動作します。DCAP3™制御モードを使用して高速な過渡応答と優れたラインおよび負荷レギュレーションを実現し、かつ外部補償を必要としません。特殊ポリマーや超低 ESR のセラミック・コンデンサなど、等価直列抵抗 (ESR) の低い出力コンデンサにも対応しています。

TPS568230 は過電圧、低電圧、過電流、過熱、低電圧誤動作防止の保護機能を完備しています。パワー・グッド信号、出力放電機能、高デューティ動作機能も備えています。


TPS568230 には、目的の動作モードを選択するための MODE ピンが備わっています。軽負荷時に高い効率を実現するため、OOA モードと Advanced Eco-mode™を選択することもできます。OOA モードは、デバイスの動作周波数が可聴周波数を上回る (スイッチング周波数が 25kHz 未満に低下しない) ようにします。厳しい出力電圧リップル要件に対応するため、FCCM も使用できます。

### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
TPS568230	VQFN (20)	3.00mm×3.00mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

### 効率と出力電流との関係、ECO-mode



## 目次

<b>1 特長</b> .....	<b>1</b>	<b>8.4 Device Functional Modes</b> .....	<b>17</b>
<b>2 アプリケーション</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>19</b>
<b>3 概要</b> .....	<b>1</b>	9.1 Application Information .....	19
<b>4 改訂履歴</b> .....	<b>2</b>	9.2 Typical Application .....	19
<b>5 概要(続き)</b> .....	<b>3</b>	<b>10 Power Supply Recommendations</b> .....	<b>25</b>
<b>6 Pin Configuration and Functions</b> .....	<b>4</b>	<b>11 Layout</b> .....	<b>25</b>
<b>7 Specifications</b> .....	<b>5</b>	11.1 Layout Guidelines .....	25
7.1 Absolute Maximum Ratings .....	5	11.2 Layout Example .....	25
7.2 ESD Ratings .....	5	<b>12 デバイスおよびドキュメントのサポート</b> .....	<b>26</b>
7.3 Recommended Operating Conditions .....	5	12.1 デバイス・サポート .....	26
7.4 Thermal Information .....	6	12.2 ドキュメントの更新通知を受け取る方法 .....	26
7.5 Electrical Characteristics .....	6	12.3 コミュニティ・リソース .....	26
7.6 Typical Characteristics .....	8	12.4 商標 .....	26
<b>8 Detailed Description</b> .....	<b>13</b>	12.5 静電気放電に関する注意事項 .....	26
8.1 Overview .....	13	12.6 Glossary .....	26
8.2 Functional Block Diagram .....	14	<b>13 メカニカル、パッケージ、および注文情報</b> .....	<b>26</b>
8.3 Feature Description .....	15		

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision B (March 2019) から Revision C に変更	Page
• Added $V_{ENH}$ min value 1.21V .....	7
• Changed $V_{ENH}$ typical value from 1.2V to 1.31V .....	7
• Changed $V_{ENL}$ min value from 0.8V to 0.95V .....	7
• Changed $V_{ENL}$ typical value from 1.05V to 1.11V .....	7
• Added $V_{ENL}$ max value 1.19V .....	7

Revision A (February 2019) から Revision B に変更	Page
• Changed SW negative voltage for DC change from -2V to -1V .....	5


2018年10月発行のものから更新	Page
• マーケティング・ステータスを「事前情報」から「量産データ」に 変更 .....	1

## 5 概要（続き）

TPS568230 は、内部ソフト・スタート時間と外部ソフト・スタート時間の選択肢を備えています。固定の内部ソフトスタート時間は 1.3ms です。SS ピンに外付けコンデンサを接続することで、より長いソフトスタート時間を得ることもできます。

TPS568230 は、20 ピンの 3.0mm × 3.0mm HotRod™ パッケージで供給され、-40°C ~ 125°C の接合部温度で動作が規定されています。

## 6 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
BST	1	I	Supply input for the gate drive voltage of the high-side MOSFET. Connect the bootstrap capacitor between BST and SW, 0.1uF is recommended.
VIN	2,3,4,5	P	Input voltage supply pin for the control circuitry. Connect the input decoupling capacitors between VIN and GND.
SW	6,19,20	O	Switch node terminal. Connect the output inductor to this pin.
GND	7,8,18,Pad	G	Power GND terminal for the controller circuit and the internal circuitry.
PGOOD	9	O	Open drain power good indicator. It is asserted low if output voltage is out of PGOOD threshold, over voltage or if the device is under thermal shutdown, EN shutdown or during soft start.
SS	11	I	Soft-start time selection pin. Connecting an external capacitor sets the soft-start time and if no external capacitor is connected, the soft-start time is about 1.3ms.
NC	10,16		Not connect. Can be connected to GND plane for better thermal achieved.
EN	12	I	Enable pin of buck converter. EN pin is a digital input pin, decides turn on or off buck converter. Internal pull down current to disable converter if leave this pin open.
AGND	13	G	Ground of internal analog circuitry. Connect AGND to GND plane with a short trace.
FB	14	I	Converter feedback input. Connect to the center tap of the resistor divider between output voltage and AGND.
MODE	15	I	Switching frequency and light load operation mode selection pin. Connect this pin to a resistor divider from VCC and AGND, the different MODE options are shown in 表 1
VCC	17	O	5.0-V internal VCC LDO output. This pin supplies voltage to the internal circuitry and gate driver. Bypass this pin with a 1- $\mu$ F capacitor.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
Input voltage	VIN		-0.3	22	V
	VBST		-0.3	27	V
	VBST-SW		-0.3	6	V
	MODE, FB, SS		-0.3	6	V
	EN		-0.3	4	V
	GND, AGND		-0.3	0.3	V
Output voltage	SW		-1	22	V
	SW (10-ns transient)		-3	23	V
	PGOOD		-0.3	6	V
T <sub>J</sub>	Operating junction temperature		-40	150	°C
T <sub>stg</sub>	Storage temperature		-55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000 V
		Charged-device model (CDM), per JEDEC specification JESD22- V C101 <sup>(2)</sup>	±500 V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	VIN	4.5	18	V
	VBST	-0.3	23	V
	VBST-SW	-0.3	5.5	V
	MODE, FB, SS	-0.3	5.5	V
	EN	-0.3	3.6	V
	GND, AGND	-0.3	0.3	V
Output voltage	SW	-1	18	V
	SW (10-ns transient)	-3	19	V
	PGOOD	-0.3	5.5	V
I <sub>OUT</sub>	Output current		8	A
T <sub>J</sub>	Operating junction temperature	-40	125	°C

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>			TPS568230	UNIT
			RJE (VQFN)	
			20 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance		44.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance		32.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance		13.3	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter		1.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter		13.5	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance		16.1	°C/W

(1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

T<sub>J</sub> = -40°C to 125°C, V<sub>VIN</sub> = 12 V, unless otherwise noted

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT</b>						
V <sub>VIN</sub>	Input voltage range	V <sub>VIN</sub>	4.5	18	18	V
I <sub>VIN</sub>	V <sub>VIN</sub> supply current	No load, V <sub>EN</sub> =3.3V, non-switching	105	105	105	uA
I <sub>VINSDN</sub>	Shutdown supply current	No load, V <sub>EN</sub> =0V	2	2	2	uA
<b>VCC OUTPUT</b>						
V <sub>CC</sub>	VCC output voltage	V <sub>VIN</sub> >5.0V	4.85	5	5.15	V
		V <sub>VIN</sub> =4.5V	4.5	4.5	4.5	V
I <sub>CC</sub>	VCC current limit		20	20	20	mA
<b>FEEDBACK VOLTAGE</b>						
V <sub>FB</sub>	FB voltage	T <sub>J</sub> = 25°C	594	600	606	mV
		T <sub>J</sub> = -40°C to 125°C	592	600	611	mV
<b>DUTY CYCLE and FREQUENCY CONTROL</b>						
F <sub>SW</sub>	Switching frequency	T <sub>J</sub> = 25°C , F <sub>SW</sub> =600kHz, Vo=1V	600	600	606	kHz
T <sub>ON(MIN)</sub>	SW minimum on time	T <sub>J</sub> = 25°C	60	60	60	ns
T <sub>OFF(MIN)</sub>	SW minimum off time	V <sub>FB</sub> = 0.5 V	190	190	190	ns
<b>MOSFET and DRIVERS</b>						
R <sub>DS(ON)H</sub>	High side switch resistance	T <sub>J</sub> = 25°C	19.5	19.5	19.5	mΩ
R <sub>DS(ON)L</sub>	Low side switch resistance	T <sub>J</sub> = 25°C	9.5	9.5	9.5	mΩ
<b>OOA FUNCTION</b>						
T <sub>OOA</sub>	OOA mode operation period		28	28	28	us
<b>OUTPUT DISCHARGE and SOFT START</b>						
R <sub>DIS</sub>	Discharge resistance	T <sub>J</sub> =25°C, V <sub>EN</sub> =0V	420	420	420	Ω
T <sub>SS</sub>	Soft start time	Internal soft-start time, SS floating	1.3	1.3	1.3	ms
I <sub>SS</sub>	Soft start charge current		5	5	5	uA
<b>POWER GOOD</b>						
T <sub>PGDLY</sub>	PG start-up delay	PG from low to high	1	1	1	ms
V <sub>PGTH</sub>	PG threshold	V <sub>FB</sub> falling (fault)	85	85	85	%
		V <sub>FB</sub> rising (good)	90	90	90	%
		V <sub>FB</sub> rising (fault)	115	115	115	%
		V <sub>FB</sub> falling (good)	110	110	110	%
		V <sub>PG_L</sub>	PG sink current capability	I <sub>OL</sub> =4mA	0.4	0.4
I <sub>PGLK</sub>	PG leak current	V <sub>PGOOD</sub> =5.5V	1	1	1	uA
<b>CURRENT LIMIT</b>						
I <sub>OCL</sub>	Over current threshold	Valley current set point	8.1	9.8	12	A

## Electrical Characteristics (continued)

$T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{\text{VIN}} = 12\text{ V}$ , unless otherwise noted

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
$I_{\text{NOCL}}$	Negative over current threshold			3.9		A
<b>LOGIC THRESHOLD</b>						
$V_{\text{ENH}}$	EN high-level input voltage		1.21	1.31	1.4	V
$V_{\text{ENL}}$	EN low-level input voltage		0.95	1.11	1.19	V
$I_{\text{EN}}$	Enable internal pull down current	$V_{\text{EN}}=0.8\text{V}$		2		$\mu\text{A}$
<b>OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION</b>						
$V_{\text{OVP}}$	OVP trip threshold		125			%
$t_{\text{OVPDLY}}$	OVP prop deglitch	$T_J=25^\circ\text{C}$	20			us
$V_{\text{UVP}}$	UVP trip threshold		60			%
$t_{\text{UVPDLY}}$	UVP prop deglitch		256			us
$T_{\text{UVPDEL}}$	Output hiccup delay relative to SS time		256			us
$T_{\text{UVPEN}}$	Output hiccup enable delay relative to SS time		7			cycle
<b>UVLO</b>						
$V_{\text{UVLOVIN}}$	VIN UVLO threshold	Wake up	4.2	4.4		V
		Shutdown	3.6	3.8		V
		Hysteresis	0.4			V
<b>OVER TEMPERATURE PROTECTION</b>						
$T_{\text{OTP}}$	OTP trip threshold <sup>(1)</sup>	Shutdown temperature	150			°C
$T_{\text{OTPHSY}}$	OTP hysteresis <sup>(1)</sup>	Hysteresis	20			°C

(1) Not production tested

## 7.6 Typical Characteristics

$T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{\text{VIN}} = 12\text{V}$ (unless otherwise noted)




図 1. Supply Current vs Junction Temperature




図 2. Shutdown Current vs Temperature




図 3. Feedback Voltage vs Junction Temperature




図 4. Enable On Voltage vs Junction Temperature




図 5. Enable Off Voltage vs Junction Temperature




図 6. High-Side RDS(on) vs Junction Temperature

## Typical Characteristics (continued)

$T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{\text{VIN}} = 12\text{V}$  (unless otherwise noted)




図 7. Low-Side  $R_{\text{DS}(\text{on})}$  vs Junction Temperature




図 8. OVP Threshold vs Junction Temperature




図 9. UVP Threshold vs Junction Temperature




図 10. Discharge Resistor vs Junction Temperature




図 11. Valley Current Limit vs Junction Temperature




図 12. Soft-Start Time vs Junction Temperature

## Typical Characteristics (continued)

$T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{\text{VIN}} = 12\text{V}$  (unless otherwise noted)




図 13. Efficiency, Eco-mode,  $F_{\text{SW}} = 600 \text{ kHz}$




図 14. Efficiency, OOA-mode,  $F_{\text{SW}} = 600 \text{ kHz}$




図 15. Efficiency, FCCM,  $F_{\text{SW}} = 600 \text{ kHz}$




図 16. Efficiency, Eco-mode,  $F_{\text{SW}} = 1 \text{ MHz}$




図 17. Efficiency, OOA-mode,  $F_{\text{SW}} = 1 \text{ MHz}$





図 18. Efficiency, FCCM,  $F_{\text{SW}} = 1 \text{ MHz}$

## Typical Characteristics (continued)

$T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{\text{VIN}} = 12\text{V}$  (unless otherwise noted)



## Typical Characteristics (continued)

$T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{\text{VIN}} = 12\text{V}$ (unless otherwise noted)




図 25.  $F_{\text{sw}}$  Load Regulation, FCCM,  $F_{\text{sw}} = 800 \text{ kHz}$




図 26.  $F_{\text{sw}}$  Load Regulation, FCCM,  $F_{\text{sw}} = 600 \text{ kHz}$




図 27.  $F_{\text{sw}}$  Load Regulation, FCCM,  $F_{\text{sw}} = 800 \text{ kHz}$





図 28.  $F_{\text{sw}}$  Load Regulation, FCCM,  $F_{\text{sw}} = 1 \text{ MHz}$

## 8 Detailed Description

### 8.1 Overview

The TPS568230 is 8-A integrated FET synchronous buck converter which operates from 4.5V to 18V input voltage ( $V_{IN}$ ), and the output is from 0.6V to 7V. The proprietary D-CAP3™ mode enables low external component count, ease of design, optimization of the power design for cost, size and efficiency. The key feature of the TPS568230 is ultra-low quiescent current (ULQ™) mode. This feature is beneficial for long battery life in system standby mode. The device employs D-CAP3™ mode control that provides fast transient response with no external compensation components and an accurate feedback voltage. The control topology provides seamless transition between CCM operating mode at higher load condition and DCM operation at lighter load condition. Eco-mode™ allows the TPS568230 to maintain high efficiency at light load. OOA (out of audio) mode makes switching frequency above audible frequency larger than 25 kHz, even there is no loading at output side. FCCM mode has the constant switching frequency at both light and heavy load. The TPS568230 is able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.

## 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 PWM Operation and DCAP3™ Control

The main control loop of the buck is adaptive on-time pulse width modulation (PWM) controller that supports a proprietary DCAP3™ mode control. The DCAP3™ mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output. The TPS568230 also includes an error amplifier that makes the output voltage very accurate.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one-shot timer expires. This one-shot duration is set proportional to the output voltage,  $V_{OUT}$ , and is inversely proportional to the converter input voltage,  $V_{IN}$ , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ripple generation circuit is added to reference voltage for emulating the output ripple, this enables the use of very low-ESR output capacitors such as multi-layered ceramic caps (MLCC). No external current sense network or loop compensation is required for DCAP3™ control topology.

For any control topology that is compensated internally, there is a range of the output filter it can support. The output filter used with the TPS568230 is a low-pass L-C circuit. This L-C filter has a double-pole frequency described in 式 1.

$$f_p = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}} \quad (1)$$

At low frequency, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS568230. The low-frequency L-C double pole has a 180 degree drop in phase. At the output filter frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from -40 dB to -20 dB per decade and leads the 90 degree phase boost. The internal ripple injection high-frequency zero is related to the switching frequency. The crossover frequency of the overall system should usually be targeted to be less than one-third of the switching frequency ( $F_{SW}$ ).

### 8.3.2 Soft Start

The TPS568230 has an internal 1.3-ms soft start, and also an external SS pin is provided for setting higher soft-start time if needed. When the EN pin becomes high, the soft-start function begins ramping up the reference voltage to the PWM comparator.

If the application needs a larger soft start time, it can be set by connecting a capacitor on SS pin. When the EN pin becomes high, the soft-start charge current ( $I_{SS}$ ) begins charging the external capacitor ( $C_{SS}$ ) connected between SS and AGND. The device tracks the lower of the internal soft-start voltage or the external soft-start voltage as the reference. The equation for the soft-start time ( $T_{SS}$ ) is shown in 式 2:

$$T_{SS} = \frac{C_{SS}(nF) \times V_{REF}(V)}{I_{SS}(\mu A)} \quad (2)$$

where

- $V_{REF}$  is 0.6 V and  $I_{SS}$  is 5  $\mu A$

### 8.3.3 Large Duty Operation

The TPS568230 can support large duty operations by its internal  $T_{ON}$  extension function. When the  $V_{IN}/V_{OUT} < 1.6$ , and the  $V_{FB}$  is lower than internal  $V_{REF}$ , the  $T_{ON}$  will be extended to implement the large duty operation and also improve the performance of the load transient performance.

### 8.3.4 Power Good

The Power Good (PGOOD) pin is an open-drain output. Once the  $V_{FB}$  is between 90% and 110% of the target output voltage, the PGOOD is de-asserted and floats after a 1-ms de-glitch time. A 100 k $\Omega$  pullup resistor is recommended to pull the voltage up to VCC. The PGOOD pin is pulled low when:

## Feature Description (continued)

- the FB pin voltage is lower than 85% or greater than 115% of the target output voltage
- in an OVP, UVP, or thermal shutdown event
- during the soft-start period.

### 8.3.5 Over Current Protection and Undervoltage Protection

The TPS568230 has the over current protection and undervoltage protection. The output over current limit (OCL) is implemented using a cycle-by-cycle valley detect circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by  $V_{IN}$ ,  $V_{OUT}$ , the on-time and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current  $I_{OUT}$ . If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of over current protection. When the load current is higher than the over current threshold by one half of the peak-to-peak inductor ripple current, the OCL is triggered and the current is being limited, the output voltage tends to drop because the load demand is higher than what the converter can support. When the output voltage falls below 60% of the target voltage, the UVP comparator detects it, the device will shut off after a wait time of 256us and then re-start after the hiccup time (typically  $7*T_{SS}$ ). When the over current condition is removed, the output will be recovered.

### 8.3.6 Over Voltage Protection

The TPS568230 has the over voltage protection feature. When the output voltage becomes higher than 125% of the target voltage, the OVP comparator output goes high, the output will be discharged after a wait time of 20  $\mu s$ . When the over voltage condition is removed, the output voltage will be recovered.

### 8.3.7 UVLO Protection

Undervoltage Lockout protection (UVLO) monitors the  $V_{IN}$  power input. When the voltage is lower than UVLO threshold voltage, the device is shut off and output is discharged. This is a non-latch protection.

### 8.3.8 Output Voltage Discharge

The TPS568230 has the discharge function by using internal MOSFET about  $420\Omega R_{DS(on)}$ , which is connected to the output terminal SW. The discharge is slow due to the lower current capability of the MOSFET.

### 8.3.9 Thermal Shutdown

The TPS568230 monitors the internal die temperature. If the temperature exceeds the threshold value (typically 150°C), the device is shut off and the output will be discharged. This is a non-latched protection, the device restarts switching when the temperature goes below the thermal shutdown threshold.

## 8.4 Device Functional Modes

### 8.4.1 Light Load Operation

TPS568230 has a MODE pin which can setup three different modes of operation for light load running and 600 kHz/800 kHz/1 MHz switching frequency at heavy load .The light load running includes Out-of-Audio mode , Advanced Eco-mode and Force CCM mode.

### 8.4.2 Advanced Eco-mode™ Control

The advanced Eco-mode™ control scheme to maintain high light load efficiency. As the output current decreases from heavy load conditions, the inductor current is also reduced and eventually comes to a point where the rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. The light load current where the transition to Eco-mode™ operation happens ( $I_{OUT(LL)}$ ) can be calculated from 式 3.

$$I_{OUT(LL)} = \frac{1}{2 \times L_{OUT} \times F_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \quad (3)$$

After identifying the application requirements, design the output inductance ( $L_{OUT}$ ) so that the inductor peak-to-peak ripple current is approximately between 20% and 30% of the  $I_{OUT(max)}$  (peak current in the application). It is also important to size the inductor properly so that the valley current does not hit the negative low-side current limit.

### 8.4.3 Out of Audio Mode

Out-of-Audio (OOA) light-load mode is a unique control feature that keeps the switching frequency above audible frequency towards a virtual no-load condition. During Out-of-Audio operation, the OOA control circuit monitors the states of both high-side and low-side MOSFETs and forces them switching if both MOSFETs are off for more than 28  $\mu s$ . When both high-side and low-side MOSFETs are off for more than 28  $\mu s$  during a light-load condition, the lowside FET will be on for discharge till reverse OC happens or output voltage drops to trigger the high-side FET on. This mode initiates one cycle of the low-side MOSFET and the high-side MOSFET turning on. Then, both MOSFETs stay turned off waiting for another 28  $\mu s$ .

If the MODE pin is selected to operate in OOA mode, when the device works at light load, the minimum switching frequency is above 25 kHz which avoids the audible noise in the system.

### 8.4.4 Force CCM Mode

Force CCM(FCCM) mode keeps the converter to operate in continuous conduction mode during light-load conditions and allows the inductor current to become negative. During FCCM mode, the switching frequency ( $F_{SW}$ ) is maintained at an almost constant level over the entire load range, which is suitable for applications requiring tight control of the switching frequency and output voltage ripple at the cost of lower efficiency under light load.

### 8.4.5 Mode Selection

The device reads the voltage on the MODE pin during start-up and latches onto one of the MODE options listed below in 表 1 . The voltage on the MODE pin can be set by connecting this pin to the center tap of a resistor divider connected between VCC and AGND. A guideline for the top resistor ( $R_{M_H}$ ) and the bottom resistor ( $R_{M_L}$ ) is shown in 表 1 , and 1% resistors are recommended. It is important that the voltage for the MODE pin is derived from the VCC rail only since internally this voltage is referenced to detect the MODE option. The MODE pin setting can be reset only by a VIN power cycling or EN toggle.

## Device Functional Modes (continued)

表 1. MODE Pin Resistor Settings

$R_{M\_H}(\text{k}\Omega)$	$R_{M\_L}(\text{k}\Omega)$	LIGHT LOAD OPERATION	SWITCHING FREQUENCY (kHz)
330	5.1	Eco-mode	600
330	15	Eco-mode	800
330	27	Eco-mode	1000
300	43	OOA mode	600
150	33	OOA mode	800
160	51	OOA mode	1000
110	51	FCCM	600
75	51	FCCM	800
51	51	FCCM	1000

图 29 below shows the typical start-up sequence of the device once the enable signal crosses the EN turn on threshold. After the voltage on VCC crosses the rising UVLO threshold it takes about 500us to read the first mode setting and approximately 100us from there to finish the last mode setting. The output voltage starts ramping after the mode reading is done.




图 29. Power-Up Sequence

### 8.4.6 Standby Operation

The TPS568230 can be placed in standby mode by pulling the EN pin low. The device operates with a shutdown current of 2  $\mu\text{A}$  when in standby condition. EN pin is pulled low internally, when float, the part is disabled by default.

## 9 Application and Implementation


### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The schematic of [図 30](#) shows a typical application for TPS568230 with 1-V output. This design converts an input voltage range of 4.5 V to 18 V down to 1 V with a maximum output current of 8 A.

### 9.2 Typical Application



**図 30. 1-V, 8-A Reference Design with Eco-mode,  $F_{SW} = 600$  kHz**

#### 9.2.1 Design Requirements

[表 2](#) lists the design parameters for this example.

**表 2. Design Parameters**

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
<b>OUTPUT</b>					
V <sub>OUT</sub>	Output voltage		1		V
I <sub>OUT</sub>	Output current		8		A
ΔV <sub>OUT</sub>	Transient response 0 A - 8 A load step, 2.5A/us		±40		mV
V <sub>IN</sub>	Input voltage	4.5	12	18	V
V <sub>OUT(ripple)</sub>	Output voltage ripple		18		mV <sub>(P-P)</sub>
F <sub>SW</sub>	Switching frequency		600		kHz
	Light load operating mode		Eco-mode		
T <sub>A</sub>	Ambient temperature		25		°C

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 External Component Selection

#### 9.2.2.1.1 Output Voltage Set Point

To change the output voltage of the application, it is necessary to change the value of the upper feedback resistor. By changing this resistor the user can change the output voltage above 0.6 V. See 式 4

$$V_{OUT} = 0.6 \times \left(1 + \frac{R_{UPPER}}{R_{LOWER}}\right) \quad (4)$$

#### 9.2.2.1.2 Inductor Selection

The inductor ripple current is filtered by the output capacitor. A higher inductor ripple current means the output capacitor should have a ripple current rating higher than the inductor ripple current. See 表 3 for recommended inductor values.

The RMS and peak currents through the inductor can be calculated using 式 5 and 式 6. It is important that the inductor is rated to handle these currents.

$$I_{L(RMS)} = \sqrt{\left(I_{OUT}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{V_{IN(max)} \times L_{OUT} \times F_{SW}}\right)^2\right)} \quad (5)$$

$$I_{L(peak)} = I_{OUT} + \frac{I_{L(ripple)}}{2} \quad (6)$$

During transient and short-circuit conditions, the inductor current can increase up to the current limit of the device so it is safe to choose an inductor with a saturation current higher than the peak current under current limit condition.

### 9.2.2.1.3 Output Capacitor Selection

After selecting the inductor the output capacitor needs to be optimized. In DCAP3™, the regulator reacts within one cycle to the change in the duty cycle so the good transient performance can be achieved without needing large amounts of output capacitance. The recommended output capacitance range is given in 表 3.

Ceramic capacitors have very low ESR, otherwise the maximum ESR of the capacitor should be less than  $V_{OUT(\text{ripple})}/I_{OUT(\text{ripple})}$ .

**表 3. Recommended Component Values**

$V_{OUT}$ (V)	$R_{LOWER}$ ( $k\Omega$ )	$R_{UPPER}$ ( $k\Omega$ )	$F_{sw}$ (kHz)	$L_{OUT}$ ( $\mu\text{H}$ )	$C_{OUT(\text{min})}$ ( $\mu\text{F}$ )	$C_{OUT(\text{max})}$ ( $\mu\text{F}$ )	$C_{FF}$ (pF)
0.6	10	0	600	0.47	66	500	-
			800	0.33	66	500	-
			1000	0.27	66	500	-
1	30	20	600	0.68	66	500	-
			800	0.47	66	500	-
			1000	0.33	66	500	-
3.3	20	90	600	1.5	66	500	47-330
			800	1.2	66	500	47-330
			1000	1	66	500	47-330
5.0	30	220	600	2.2	66	500	47-330
			800	1.5	66	500	47-330
			1000	1.2	66	500	47-330

### 9.2.2.1.4 Input Capacitor Selection

The TPS568230 requires input decoupling capacitors on power supply input VIN, and the bulk capacitors are needed depending on the application. The minimum input capacitance required is given in 式 7.

$$C_{IN(\text{min})} = \frac{I_{OUT} \times V_{OUT}}{V_{IN(\text{ripple})} \times V_{IN} \times F_{SW}} \quad (7)$$

TI recommends using a high-quality X5R or X7R input decoupling capacitors of 40  $\mu\text{F}$  on the input voltage pin VIN. The voltage rating on the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the application. The input ripple current is calculated by 式 8:

$$I_{CIN(\text{rms})} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(\text{min})}} \times \frac{(V_{IN(\text{min})}-V_{OUT})}{V_{IN(\text{min})}}} \quad (8)$$

A 1- $\mu\text{F}$  ceramic capacitor is needed for the decoupling capacitor on VCC pin.

### 9.2.3 Application Curves

图 31 through 图 44 apply to the circuit of 图 30.  $V_{IN} = 12\text{ V}$ .  $T_J = 25^\circ\text{C}$  unless otherwise specified.




图 31. Efficiency Curve




图 32. Load Regulation




图 33. Switching Frequency vs Input Voltage






图 34. Switching Frequency vs Output Load

图 35. Line Regulation,  $I_{OUT} = 0.01\text{ A}$ 图 36. Line Regulation,  $I_{OUT} = 8\text{ A}$




図 37. Output Voltage Ripple,  $I_{OUT} = 0.01 \text{ A}$




図 38. Output Voltage Ripple,  $I_{OUT} = 8 \text{ A}$




図 39. Start-Up Through EN,  $I_{OUT} = 4 \text{ A}$




図 40. Shut-down Through EN,  $I_{OUT} = 4 \text{ A}$




図 41. Start Up Relative to  $V_{IN}$  Rising,  $I_{OUT} = 4 \text{ A}$






図 42. Start Up Relative to  $V_{IN}$  Falling,  $I_{OUT} = 4 \text{ A}$



Slew Rate=2.5A/us

図 43. Transient Response, 0.8 A to 7.2 A



Slew Rate=2.5A/us

図 44. Transient Response, 0 A to 8 A

## 10 Power Supply Recommendations

The TPS568230 is intended to be powered by a well regulated dc voltage. The input voltage range is 4.5 to 23 V. TPS568230 is a buck converter. The input supply voltage must be greater than the desired output voltage for proper operation. Input supply current must be appropriate for the desired output current. If the input voltage supply is located far from the TPS568230 circuit, additional input bulk capacitance is recommended, typical values are 100  $\mu$ F to 470  $\mu$ F.

## 11 Layout

### 11.1 Layout Guidelines

- Recommend a four-layer PCB for good thermal performance and with maximum ground plane. 3-inch  $\times$  3-inch, four-layer PCB with 2-oz copper is used as example.
- Place the decoupling capacitors right across VIN and VCC as close as possible.
- Place output inductor and capacitors with IC at the same layer, SW routing should be as short as possible to minimize EMI, and should be a width plane to carry big current, enough vias should be added to the GND connection of output capacitor and also as close to the output pin as possible.
- Place BST resistor and capacitor with IC at the same layer, close to BST and SW plane, >15 mil width trace is recommended to reduce line parasitic inductance.
- Feedback could be 20mil and must be routed away from the switching node, BST node or other high efficiency signal.
- VIN trace must be wide to reduce the trace impedance and provide enough current capability.
- Place multiple vias under the device near VIN and GND and near input capacitors to reduce parasitic inductance and improve thermal performance

### 11.2 Layout Example

图 45 shows the recommended top-side layout. Component reference designators are the same as the circuit shown in 图 30. Resistor divider for EN is not used in the circuit of 图 30, but are shown in the layout for reference.




图 45. Top-Layer Layout

## 12 デバイスおよびドキュメントのサポート

### 12.1 デバイス・サポート

#### 12.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

### 12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 商標

D-CAP3, ULQ, Out-of-Audio, Eco-Mode, HotRod, DCAP3, Eco-mode, E2E are trademarks of Texas Instruments.

### 12.5 静電気放電に関する注意事項

 これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 12.6 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあります。ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS568230RJER	Active	Production	VQFN-HR (RJE)   20	3000   LARGE T&R	Yes	Call TI   Sn	Level-2-260C-1 YEAR	-40 to 125	568230
TPS568230RJER.A	Active	Production	VQFN-HR (RJE)   20	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	568230
TPS568230RJER.B	Active	Production	VQFN-HR (RJE)   20	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	568230
TPS568230RJET	Active	Production	VQFN-HR (RJE)   20	250   SMALL T&R	Yes	Call TI   Sn	Level-2-260C-1 YEAR	-40 to 125	568230
TPS568230RJET.A	Active	Production	VQFN-HR (RJE)   20	250   SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	568230
TPS568230RJET.B	Active	Production	VQFN-HR (RJE)   20	250   SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	568230

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# GENERIC PACKAGE VIEW

**RJE 20**

**VQFN-HR - 1 mm max height**

**3 x 3, 0.45 mm pitch**

**QUAD FLATPACK- NO LEAD**



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.


4224683/A

# PACKAGE OUTLINE

RJE0020A

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



4223546 / B 08/2017

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

**RJE0020A**


# EXAMPLE BOARD LAYOUT

**VQFN-HR - 1 mm max height**

PLASTIC QUAD FLATPACK- NO LEAD



**LAND PATTERN EXAMPLE**  
EXPOSED METAL SHOWN  
SCALE: 20X



**SOLDER MASK DETAILS**

4223546 / B 08/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## **EXAMPLE STENCIL DESIGN**

RJE0020A

## **VQFN-HR - 1 mm max height**

## PLASTIC QUAD FLATPACK- NO LEAD



## SOLDER PASTE EXAMPLE BASED ON 0.1 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
PAD 21: 90%  
SCALE: 20X

4223546 / B 08/2017

#### NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1)お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](http://ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated