
**TPS562242** 









JAJSN94A - DECEMBER 2022 - REVISED MAY 2023

# TPS562242 3V~17V 入力、2A 同期整流降圧コンバータ、SOT-563 パッケージ

# 1 特長

- 多様なアプリケーションに適した構成
  - 3V~17V の入力電圧範囲
  - 0.8V~10V の出力電圧範囲
  - 0.8V の基準電圧
  - 25°Cで±1%の基準電圧精度
  - -40°C~125°Cで±1.5%の基準電圧精度
  - 55.0mΩ および 24.3mΩ の MOSFET を内蔵
  - 100uA の Low 静止電流
  - スイッチング周波数:1.4MHz
  - 最大 94% の高デューティ・サイクル動作
  - 高精度の EN スレッショルド電圧
  - 1.6ms (標準値) の固定ソフトスタート時間
- 使いやすく小さいソリューション・サイズ
  - 軽負荷時の Eco モード
  - TPS562202 とピン互換
  - D-CAP3<sup>™</sup> 制御モード
  - あらかじめ出力にバイアスが印加された状態でのス タートアップをサポート
  - ラッチなしの OV/OT/UVLO 保護
  - ヒカップ・モードによる UV 保護
  - サイクル単位の OC 保護
  - 1.6mm × 1.6mm の SOT-563 パッケージ
- WEBENCH® Power Designer により、TPS562242 を使用するカスタム設計を作成

# 2 アプリケーション

- 家電製品、ビデオ・レコーダ
- WLAN/Wi-Fi アクセス・ポイント、モデム (ケーブル/ DSL / GFAST)、小規模企業向けルータ
- TV、STB および DVR

#### VIN VIN **BST C**BST EN EN SW $\sqrt{V_{OUT}}$ CIN- $R_{\text{FBT}}$ =Соит **GND** FΒ RFBE

簡素化されたアプリケーション

# 3 概要

TPS562242 は、3V~17V の入力電圧範囲を持つシンプ ルで使いやすい高効率、高電力密度の同期整流降圧コ ンバータであり、0.8V~10Vの出力電圧において最大 2A の連続電流に対応します。

TPS562242 は、過渡応答を高速化するため、かつ外部 補償を行わなくても低 ESR 出力コンデンサが使えるよう に、D-CAP3 制御モードを採用しています。このデバイス は、最大 94% のデューティでの動作をサポートできます。


TPS562242 は Eco モードで動作することで、軽負荷時も 高い効率を維持します。このデバイスは、OVP、OCP、 UVLO、OTP、UVP (ヒカップ機能付き) による完全な保護 機能を備えています。

このデバイスは、1.6mm × 1.6mm SOT-563 パッケージ で供給されます。接合部温度の仕様は -40℃~125℃で す。

### パッケージ情報

	Y P P IN THE	
部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
TPS562242	DRL (SOT-563, 6)	1.60mm × 1.60mm

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



TPS562242 の効率 (V<sub>IN</sub> = 12V 時)



# **Table of Contents**

1 特長	. 1 7.4 Device Functional Modes	11
2 アプリケーション		12
3 概要		12
4 Revision History	00 T : 1 A I: 1:	
5 Pin Configuration and Functions		17
6 Specifications		17
6.1 Absolute Maximum Ratings		18
6.2 ESD Ratings		18
6.3 Recommended Operating Conditions		18
6.4 Thermal Information.		18
6.5 Electrical Characteristics	* <del>*</del>	
6.6 Typical Characteristics		18
7 Detailed Description		
7.1 Overview		
7.2 Functional Block Diagram		18
7.3 Feature Description		

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

C	hanges from Revision * (December 2022) to Revision A (May 2023)	Page
•	ステータスを「事前情報」から「量産データ」に変更	1

Product Folder Links: TPS562242



# **5 Pin Configuration and Functions**




図 5-1. 6-Pin SOT563 DRL Package (Top View)

表 5-1. Pin Functions

P	Pin Type <sup>(1)</sup>		Pin		Description
Name	NO.	Type	Description		
VIN	1	Р	Input voltage supply pin. Connect the input decoupling capacitors between VIN and GND.		
SW	2	Р	Switch node pin. Connect the output inductor to this pin.		
GND	3	G	GND pin for the controller circuit and the internal circuitry.		
BST	4	Р	Connect a 100-nF ceramic capacitor from this pin to the SW pin or leave it floating.		
EN	5	Α	Enable control input. Driving EN high or leaving this pin floating enables the converter.		
FB	6	Α	onverter feedback input. Connect to output voltage with a feedback resistor divider.		

(1) A = Analog, P = Power, G = Ground



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VIN	-0.3	18	V
	FB, EN	-0.3	6	V
	GND	-0.3	0.3	V
Pin voltage <sup>(2)</sup>	SW	-2	18	V
	SW (transient < 20 ns)	-5.5	20	V
	BST	-2	18	V
	BST (transient < 20 ns)	-5.5	20	V
Operating junction tempe	rature, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>sto</sub>	Storage temperature, T <sub>stg</sub>		150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 6.2 ESD Ratings

			VALUE	UNIT
V	Floetrostatio dischargo	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup> , all pins	±2000	V
V <sub>(ESD)</sub> E	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
	VIN	3	17	
	FB, EN	-0.1	5.5	
	GND	-0.1	0.1	
Pin voltage	SW	-1	17	V
	SW (transient < 20 ns)	-5	18	
	BST	-1	17	
	BST (transient < 20 ns)	-5	18	
Output current	Гоит	0	2	Α
Temperature	Operating junction temperature, T <sub>J</sub>	-40	125	°C
	Storage temperature, T <sub>stg</sub>	-40	150	

Product Folder Links: TPS562242

<sup>(2)</sup> All voltage values are with respect to the network ground pin.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### **6.4 Thermal Information**

	THERMAL METRIC(1)	DRL (SOT-563)	UNIT
	I DERIVIAL IVIE I RIC	6 PINS	UNII
R <sub>0JA</sub> (2)	Junction-to-ambient thermal resistance	137.4	°C/W
R <sub>θJA_effective</sub> (3)	Junction-to-ambient thermal resistance on EVM board	74	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	58.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	29.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	29.4	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.
- (2) The value of R<sub>0JA</sub> given in this table is only valid for comparison with other packages and can not be used for design purposes. These values were simulated on a standard JEDEC board. These values do not represent the performance obtained in an actual application.
- (3) This  $R_{\theta JA\_effective}$  is tested on TPS562242EVM board (2 layer, copper thickness is 2-oz) at  $V_{IN}$  = 12 V,  $V_{OUT}$  =5 V,  $I_{OUT}$  = 2A,  $I_{A}$  = 25°C.

### 6.5 Electrical Characteristics

 $T_J$  = -40°C to 125°C,  $V_{IN}$  = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPP	LY VOLTAGE					
V <sub>IN</sub>	Input voltage range	V <sub>IN</sub>	3		17	V
I <sub>VIN</sub>	VIN supply current	No load, V <sub>EN</sub> = 5 V, V <sub>FB</sub> = 0.85 V, non-switching, ECO version		100		μΑ
I <sub>INSDN</sub>	VIN shutdown current	No load, V <sub>EN</sub> = 0 V		5		μA
UVLO						
		Rising threshold	2.80	2.92	3.00	V
$V_{IN\_UVLO}$	Input undervoltage lockout threshold	Falling threshold	2.60	2.72	2.85	V
	unconoid	Hysteresis	,	200		mV
FEEDBACK	VOLTAGE					
	ED	T <sub>J</sub> = 25°C	792	800	808	mV
$V_{REF}$	FB voltage	T <sub>J</sub> = -40°C to 125°C	788	800	812	mV
INTEGRATE	D POWER MOSFETS		,			
D	High-side MOSFET on-	T <sub>J</sub> = 25°C, V <sub>IN</sub> ≥ 5 V		55.0		mΩ
R <sub>DSON_HS</sub>	resistance	T <sub>J</sub> = 25°C, V <sub>IN</sub> = 3 V <sup>(1)</sup>		67.5		mΩ
Б.	Low-side MOSFET on-	T <sub>J</sub> = 25°C, V <sub>IN</sub> ≥ 5 V		24.3		mΩ
R <sub>DSON_LS</sub>	resistance	T <sub>J</sub> = 25°C, V <sub>IN</sub> = 3 V		30.2		mΩ
SWITCHING	FREQUENCY		,			
F <sub>sw</sub>	Switching frequency	T <sub>J</sub> = 25°C, V <sub>OUT</sub> = 3.3 V		1.4		MHz
T <sub>ON(MIN)</sub> (1)	Minimum on time			60		ns
T <sub>OFF(MIN)</sub> (1)	Minimum off time	V <sub>FB</sub> = 0.6 V		110		ns
LOGIC THRE	SHOLD					
V <sub>ENH</sub>	EN threshold high level	Rising enable threshold	1.14	1.17	1.22	V
V <sub>ENL</sub>	EN threshold low level	Falling disable threshold	0.91	1.00	1.09	V
V <sub>ENHYS</sub>	EN hystersis	Hysteresis		170		mV
I <sub>EN</sub>	EN pull up current	V <sub>EN</sub> = 1.0 V		1.6		uA
CURRENT L	IMIT		-			
I <sub>OCL_LS</sub>	Overcurrent threshold	Valley current set point	2.3	3.0	3.6	Α
SOFT STAR	Γ					
t <sub>SS</sub>	Internal soft start time			1.6		ms



# **6.5 Electrical Characteristics (continued)**

 $T_J = -40$ °C to 125°C,  $V_{IN} = 12$  V (unless otherwise noted)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERVOLTAGE AND UNDERVOL	TAGE PROTECTION				
OVP trip threshold	V <sub>FB</sub> rising	110	115	120	%
OVP prop deglitch			24		us
UVP trip threshold	V <sub>FB</sub> falling	55	60	65	%
UVP prop deglitch			220		us
Hiccup enable delay time			14		ms
HUTDOWN				1	
Thormal shutdown throshold	Shutdown temperature		155		°C
- Thermal Shuldown threshold	Hysteresis		20		C
	OVP trip threshold OVP prop deglitch UVP trip threshold UVP prop deglitch Hiccup enable delay time	PROUTAGE AND UNDERVOLTAGE PROTECTION  OVP trip threshold VFB rising  OVP prop deglitch  UVP trip threshold VFB falling  UVP prop deglitch  Hiccup enable delay time  HUTDOWN  Shutdown temperature	PROUTAGE AND UNDERVOLTAGE PROTECTION  OVP trip threshold V <sub>FB</sub> rising 110  OVP prop deglitch UVP trip threshold V <sub>FB</sub> falling 55  UVP prop deglitch Hiccup enable delay time HUTDOWN  Shutdown temperature	ERVOLTAGE AND UNDERVOLTAGE PROTECTION           OVP trip threshold         V <sub>FB</sub> rising         110         115           OVP prop deglitch         24           UVP trip threshold         V <sub>FB</sub> falling         55         60           UVP prop deglitch         220           Hiccup enable delay time         14           HUTDOWN         Shutdown temperature         155	ERVOLTAGE AND UNDERVOLTAGE PROTECTION           OVP trip threshold         V <sub>FB</sub> rising         110         115         120           OVP prop deglitch         24         10

# (1) Specified by design



# **6.6 Typical Characteristics**


 $T_J = -40$ °C to 125°C,  $V_{IN} = 12$  V (unless otherwise noted)





## 6.6 Typical Characteristics (continued)

 $T_J$  = -40°C to 125°C,  $V_{IN}$  = 12 V (unless otherwise noted)






# 7 Detailed Description

### 7.1 Overview

The TPS562242 is a 2-A integrated FET synchronous buck converter that operates from 3-V to 17-V input voltage and 0.8-V to 10-V output voltage. The device employs a D-CAP3 control mode that provides fast transient response with no external compensation components and an accurate feedback voltage. The proprietary D-CAP3 control mode enables low external component count, ease of design, and optimization of the power design for cost, size, and efficiency. The topology provides a seamless transition between CCM operating mode at higher load condition and DCM operation mode at lighter load condition.

The Eco-mode version allows the TPS562242 to maintain high efficiency at light load. The TPS562242 is able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultralow ESR ceramic capacitors.

# 7.2 Functional Block Diagram



# 7.3 Feature Description

# 7.3.1 PWM Operation and D-CAP3<sup>™</sup> Control Mode

The main control loop of the buck is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP3 control mode. The D-CAP3 control mode combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. The device is stable even with virtually no ripple at the output. The TPS562242 also includes an error amplifier that makes the output voltage very accurate.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after an internal one-shot timer expires. This one-shot duration is set proportional to the output voltage,  $V_{OUT}$ , and is inversely proportional to the converter input voltage,  $V_{IN}$ , to maintain a pseudo-fixed frequency over the input voltage range, hence, it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ripple generation circuit is added to reference voltage to emulate the output ripple, enabling the use of very low-ESR output capacitors such as multi-layered ceramic caps (MLCC). No external current sense network or loop compensation is required for D-CAP3 control mode.

#### 7.3.2 Eco-mode Control

The TPS562242 is designed with advanced Eco-mode to maintain high light-load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its ripple valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction mode. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on time is kept almost the same as it was in continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. Use the below equation to calculate the transition point to the light load operation I<sub>OUT(LL)</sub> current.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(1)

#### 7.3.3 Soft Start and Prebiased Soft Start

The TPS562242 has an internal fixed 1.6-ms soft-start time. The internal soft-start function begins ramping up the reference voltage to the PWM comparator during start-up period.

If the output capacitor is prebiased at start-up, the devices initiate switching and start ramping up only after the internal reference voltage becomes higher than the feedback voltage,  $V_{FB}$ . This scheme makes sure that the converter ramps up smoothly into the regulation point.

#### 7.3.4 Overvoltage Protection

The TPS562242 has the overvoltage protection feature. When the output voltage becomes higher than the OVP threshold, the OVP is triggered with a 24-µs deglitch time. Both the high-side MOSFET and the low-side MOSFET drivers are turned off. When the overvoltage condition is removed, the device returns to switching.

### 7.3.5 Large Duty Operation

The TPS562242 can support large duty operations up to 94% by smoothly dropping down the switching frequency. When  $V_{IN}$  /  $V_{OUT}$  < 1.6 and  $V_{FB}$  is lower than internal  $V_{REF}$ , the switching frequency is allowed to smoothly drop to make  $t_{ON}$  extended to implement the large duty operation and improve the performance of the load transient. Please refer frequency test waveform in  $\boxtimes$  6-11. The minimum switching frequency is limited to approximately 700 kHz.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLUSEQ4

#### 7.3.6 Current Protection and Undervoltage Protection

The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the off state by measuring the low-side FET drain-to-source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by the following:

- V<sub>IN</sub>
- V<sub>OUT</sub>
- On-time
- · Output inductor value

During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current, I<sub>OUT</sub>. If the monitored valley current is above the OCL level, the converter maintains a low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of overcurrent protection. The load current is higher than the overcurrent threshold by one half of the peak-to-peak inductor ripple current. Also, when the current is being limited, the output voltage tends to fall as the demanded load current can be higher than the current available from the converter, which can cause the output voltage to fall. When the FB voltage falls below the UVP threshold voltage, the UVP comparator detects it and the device shuts down after the UVP delay time (typically 220 µs) and restarts after the hiccup wait time (typically 14 ms). After the device enters the hiccup cycling, the hiccup on time is typically 2.2 ms.

When the overcurrent condition is removed, the output voltage returns to the regulated value.

### 7.3.7 Undervoltage Lockout (UVLO) Protection

UVLO protection monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage, the device is shut off. This protection is a non-latch protection.

#### 7.3.8 Thermal Shutdown

The device monitors the temperature of itself. If the temperature exceeds the threshold value, the device is shut off. This protection is a non-latch protection.

### 7.4 Device Functional Modes

#### 7.4.1 Eco-mode Operation

The TPS562242 operates in Eco-mode, which maintains high efficiency at light loading. As the output current decreases from heavy load conditions, the inductor current is also reduced and eventually comes to a point where the rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction mode. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on time is kept almost the same as it was in continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This action makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high.

# 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# **8.1 Application Information**

The device is a typical buck DC/DC converter that is typically used to convert a higher DC voltage to a lower DC voltage with a maximum available output current of 2 A. The following design procedure can be used to select component values for TPS562242. Alternately, the WEBENCH Power Designer software can be used to generate a complete design. The WEBENCH Power Designer software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

## 8.2 Typical Application

The application schematic in 図 8-1 was developed to meet the requirements in 表 8-1. This circuit is available as the evaluation module (EVM). The sections provide the design procedure.

☑ 8-1 shows the TPS562242 5-V to 17-V input, 1.05-V output converter schematic.




図 8-1. Schematic

#### 8.2.1 Design Requirements

表 8-1 shows the design parameters for this application.

表 8-1. Design Parameters

	Parameter	Conditions	MIN	TYP	MAX	Unit
V <sub>OUT</sub>	Output voltage			1.05		V
I <sub>OUT</sub>	Output current			2		Α
ΔV <sub>OUT</sub>	Transient response	0.2-A – 1.8-A load step, 0.8-A/μs slew rate		±2% × V <sub>OUT</sub>		V
V <sub>IN</sub>	Input voltage		5	12	17	V
V <sub>OUT(ripple)</sub>	Output voltage ripple	CCM condition		6		mV
F <sub>SW</sub>	Switching frequency			1.4		MHz
T <sub>A</sub>	Ambient temperature			25		°C

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

# 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Custom Design with WEBENCH® Tools

Click here to create a custom design using the TPS562242 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 8.2.2.2 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the FB pin. TI recommends using 1% tolerance or better divider resistors. Start by using  $\not\equiv$  2 to calculate  $V_{OUT}$ .

To improve efficiency at very light loads, consider using larger value resistors. If the values are too high, the regulator is more susceptible to noise and voltage errors from the FB input current are noticeable. Use a  $10-k\Omega$  resistor for  $R_5$  to start the design.

$$V_{OUT} = 0.8 \times \left(1 + \frac{R_4}{R_5}\right)$$
 (2)

### 8.2.2.3 Output Filter Selection

The LC filter used as the output filter has a double pole at  $\pm$  3. In this equation,  $C_{OUT}$  uses its effective value after derating, not its nominal value.

$$f_{P} = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}}$$
(3)

For any control topology that is compensated internally, there is a range of the output filter it can support. At low frequency, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180°. At the output filter pole frequency, the gain rolls off at a –40 dB per decade rate and the phase drops has a 180 degree drop. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from –40 dB to –20 dB per decade and leads the 90 degree phase boost. The internal ripple injection high-frequency zero is about 156 kHz. TI recommends the inductor and capacitor selected for the output filter such that the double pole is located approximately 40 kHz, so that the phase boost provided by this high-frequency zero provides adequate phase margin for the stability requirement. The crossover frequency of the overall system is usually targeted to be less than one-third of the switching frequency (f<sub>SW</sub>). For high output voltage condition, TI recommends to use 10-100pF feedforward capacitor for enough phase margin.

表 8-2. Recommended	Component	Values
--------------------	-----------	--------

Output Voltage (V)	R4 (kΩ)	R5 (kΩ)	Typical L1 (μH)	Typical C <sub>OUT</sub> (μF)	Typical C <sub>OUT</sub> (μF) Nominal Value Range	Typical C <sub>OUT</sub> Category	Typical C6 (pF)
0.8	0	10.0	1	44	22-88	MLCC, 0805, 10V	_
1.05	3.12	10.0	1.2	22	22-66	MLCC, 0805, 10V	_
3.3	94.2	30.0	2.2	22	22-88	MLCC, 0805, 10V	33
5	158.0	30.0	3.3	22	22-88	MLCC, 0805, 10V	33
10	345.0	30.0	4.7	44	44-88	MLCC, 0805, 16V	47

The inductor peak-to-peak ripple current, peak current, and RMS current are calculated using  $\pm$  4,  $\pm$  5, and  $\pm$  6. Generally, TI recommends the peak-to-peak ripple current to be 20% – 50% of output average current for a comprehensive benefit of efficiency and inductor volume. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

$$II_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_O \times f_{SW}}$$
(4)

$$II_{PEAK} = I_O + \frac{II_{P-P}}{2} \tag{5}$$

$$I_{LO(RMS)} = \sqrt{I_O^2 + \frac{1}{12}II_{P-P}^2}$$
 (6)

For this design example, the calculated peak current is 2.3 A and the calculated RMS current is 2.00 A. The inductor used is 74438357012 with 7-A rated current and 8.8-A saturation current.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS562242 are intended for use with ceramic or other low-ESR capacitors. Use  $\gtrsim$  7 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_O \times f_{SW}}$$
(7)

For this design, one MuRata GRM21BR61A226ME44L 22- $\mu$ F output capacitors are used. The typical ESR is 2 m $\Omega$  each. The calculated RMS current is 0.17 A and each output capacitor is rated for 4 A.

# 8.2.2.4 Input Capacitor Selection

The TPS562242 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. TI recommends a ceramic capacitor over 10  $\mu$ F for the decoupling capacitor. TI recommends an additional 0.1- $\mu$ F capacitor from the VIN pin to ground to provide high frequency filtering. The capacitor voltage rating must be greater than the maximum input voltage.


#### 8.2.2.5 Bootstrap Capacitor Selection

The real BST is integrated inside by using a special charging high side FET circuit. A typical 0.1-µF ceramic capacitor can be connected between the BST to SW pin or leave floating.


Product Folder Links: TPS562242

## 8.2.3 Application Curves

The following data is tested with  $V_{IN}$  = 12 V,  $V_{OUT}$  = 1.05 V,  $T_A$  = 25°C, unless otherwise specified.







# 8.3 Power Supply Recommendations

The TPS562242 are designed to operate from input supply voltages in the range of 3 V to 17 V. Buck converters require the input voltage to be higher than the output voltage for proper operation.

### 8.4 Layout

#### 8.4.1 Layout Guidelines

- Keep VIN and GND traces as wide as possible to reduce trace impedance. The wide areas are also an advantage from the view point of heat dissipation.
- Place the input capacitor and output capacitor as close to the device as possible to minimize trace impedance.
- Provide sufficient vias for the input capacitor and output capacitor.
- Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- · Do not allow switching current to flow under the device.
- Connect a separate VOUT path to the upper feedback resistor.
- · Make a Kelvin connection to the GND pin for the feedback path.
- Place a voltage feedback loop away from the high-voltage switching trace, and preferably has ground shield.
- Make the trace of the FB node as small as possible to avoid noise coupling.
- Make the GND trace between the output capacitor and the GND pin as wide as possible to minimize its trace impedance.

#### 8.4.2 Layout Example




図 8-16. Suggested Layout

Product Folder Links: TPS562242



# 9 Device and Documentation Support

# 9.1 Device Support

#### 9.1.1 Development Support

### 9.1.1.1 Custom Design with WEBENCH® Tools

Click here to create a custom design using the TPS562242 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

## 9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## 9.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 9.4 Trademarks

D-CAP3<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 24-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS562242DRLR	Active	Production	SOT-5X3 (DRL)   6	4000   LARGE T&R	Yes	Call TI   Sn	Level-1-260C-UNLIM	-40 to 125	2242
TPS562242DRLR.A	Active	Production	SOT-5X3 (DRL)   6	4000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	2242
TPS562242DRLR.B	Active	Production	SOT-5X3 (DRL)   6	4000   LARGE T&R	-	SN	Level-1-260C-UNLIM	-40 to 125	2242

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PLASTIC SMALL OUTLINE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-293 Variation UAAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated