

TPS560430 SIMPLE SWITCHER® 4V~36V入力、600mA、同期整流降圧コンバータ


1 特長

- 堅牢な産業用アプリケーション向けの構成
 - 入力電圧範囲: 4V~36V
 - 600mAの連続出力電流
 - 最小スイッチオン時間: 60ns
 - 最大デューティ・サイクル: 98%
 - プリバイアス付き出力へのスタートアップをサポート
 - ヒカップ・モードによる短絡保護
 - 40°C~125°Cの温度範囲全体にわたって許容誤差±1.5%の基準電圧
 - 高精度のイネーブル
- 小型のソリューションと使いやすさ
 - 同期整流器内蔵
 - 設計を容易にする内部補償
 - SOT-23-6パッケージ
- ピン互換パッケージの各種オプション
 - 1.1MHzおよび2.1MHzの周波数オプション
 - PFMおよび強制PWM (FPWM)オプション
 - 固定3.3V出力のオプション
- WEBENCH® Power Designerにより、TPS560430を使用するカスタム設計を作成

2 アプリケーション

- グリッド・インフラストラクチャ: 高度計量インフラストラクチャ
- モータ・ドライブ: ACインバータ、VFドライブ、サーボ、フィールド・アクチュエータ
- ファクトリおよびビルディング・オートメーション: PLC、産業用PC、エレベータ制御、HVAC制御
- 自動車のアフターマーケット: カメラ
- V_{IN} が広い汎用電源

概略回路図



Copyright © 2017, Texas Instruments Incorporated

3 概要

TPS560430は使いやすい同期整流降圧DC/DCコンバータで、最大600mAの負荷電流を駆動できます。このデバイスは4V~36Vの広い入力電圧範囲で動作し、産業用から車載用まで、非レギュレーション電源からの電源調整を行うさまざまなアプリケーションに適しています。

TPS560430には1.1MHzと2.1MHzの動作周波数のバージョンがあり、高効率またはソリューションの小型化を実現できます。また、TPS560430にはFPWM (強制PWM)バージョンがあり、一定の周波数を維持しながら、負荷範囲の全体にわたって出力電圧リップルを小さくできます。ソフトスタートと補償回路が内部に実装されており、最小限の外付け部品のみでデバイスを使用できます。

このデバイスには、サイクル単位の電流制限、ヒカップ・モード短絡保護、過剰な電力消費時のサーマル・シャットダウンなどの保護機能が組み込まれています。


TPS560430は、SOT-23-6パッケージで供給されます。

製品情報 (1)

型番	パッケージ	本体サイズ (公称)
TPS560430	SOT-23-6	2.90mmx1.60mm

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

効率と出力電流との関係
 $V_{OUT} = 5V$ 、1100kHz、PFM



目次

1	特長	1	8.3	Feature Description	10
2	アプリケーション	1	8.4	Device Functional Modes	14
3	概要	1	9	Application and Implementation	15
4	改訂履歴	2	9.1	Application Information	15
5	Device Comparison Table	3	9.2	Typical Application	15
6	Pin Configuration and Functions	3	10	Power Supply Recommendations	22
7	Specifications	4	11	Layout	22
7.1	Absolute Maximum Ratings	4	11.1	Layout Guidelines	22
7.2	ESD Ratings	4	11.2	Layout Example	23
7.3	Recommended Operating Conditions	4	12	デバイスおよびドキュメントのサポート	24
7.4	Thermal Information	4	12.1	デバイス・サポート	24
7.5	Electrical Characteristics	5	12.2	ドキュメントのサポート	24
7.6	Timing Requirements	6	12.3	ドキュメントの更新通知を受け取る方法	24
7.7	Switching Characteristics	6	12.4	コミュニティ・リソース	24
7.8	Typical Characteristics	7	12.5	商標	24
8	Detailed Description	9	12.6	静電気放電に関する注意事項	24
8.1	Overview	9	12.7	Glossary	25
8.2	Functional Block Diagram	9	13	メカニカル、パッケージ、および注文情報	25

4 改訂履歴


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision A (May 2018) から Revision B に変更	Page
• Changed marketing status of the TPS560430X orderable from Product Preview to Production	3
• Changed marketing status of the TPS560430Y orderable from Product Preview to Production	3
• Changed marketing status of the TPS560430YF orderable from Product Preview to Production.	3
• 追加 図 4 Efficiency vs Load Current	7
• 追加 図 5 Efficiency vs Load Current	7

5 Device Comparison Table

PART NUMBER	Frequency	PFM or FPWM	Output
TPS560430XF	1.1 MHz	FPWM	Adjustable
TPS560430X3F	1.1 MHz	FPWM	Fixed 3.3 V
TPS560430X	1.1 MHz	PFM	Adjustable
TPS560430Y	2.1 MHz	PFM	Adjustable
TPS560430YF	2.1 MHz	FPWM	Adjustable

6 Pin Configuration and Functions



Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
1	CB	P	Bootstrap capacitor connection for high-side FET driver. Connect a high quality 100-nF capacitor from this pin to the SW pin.
2	GND	G	Power ground terminals, connected to the source of low-side FET internally. Connect to system ground, ground side of C _{IN} and C _{OUT} . Path to C _{IN} must be as short as possible.
3	FB	A	Feedback input to the convertor. Connect a resistor divider to set the output voltage. Never short this terminal to ground during operation.
4	EN	A	Precision enable input to the convertor. Do not float. High = on, Low = off. Can be tied to VIN. Precision enable input allows adjustable UVLO by external resistor divider.
5	VIN	P	Supply input terminal to internal bias LDO and high-side FET. Connect to input supply and input bypass capacitors C _{IN} . Input bypass capacitors must be directly connected to this pin and GND.
6	SW	P	Switching output of the convertor. Internally connected to source of the high-side FET and drain of the low-side FET. Connect to power inductor.

(1) A = Analog, P = Power, G = Ground.

7 Specifications

7.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of -40 °C to 125 °C (unless otherwise noted) ⁽¹⁾

PARAMETER		MIN	MAX	UNIT
Input Voltages	VIN to GND	-0.3	38	V
	EN to GND	-0.3	V _{IN} + 0.3	
	FB to GND	-0.3	5.5	
Output Voltages	SW to GND	-0.3	V _{IN} + 0.3	V
	SW to GND less than 10 ns transient	-3.5	38	
	CB to SW	-0.3	5.5	
T _J	Junction temperature ⁽²⁾	-40	150	°C
T _{stg}	Storage temperature	-65	150	

- (1) Stresses beyond those listed under [Absolute Maximum Ratings](#) may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#). Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Operating at junction temperatures greater than 125°C, although possible, degrades the lifetime of the device.

7.2 ESD Ratings

		VALUE	UNIT
V _{ESD} Electrostatic discharge	Human-body model (HBM) ⁽¹⁾	± 2500	V
	Charged-device model (CDM) ⁽²⁾	± 750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40 °C to 125 °C (unless otherwise noted) ⁽¹⁾

PARAMETER		MIN	MAX	UNIT
Input Voltages	VIN to GND	4	36	V
	EN	0	V _{IN}	
	FB	0	4.5	
Output Voltage	V _{OUT}	1.0	95% of V _{IN}	V
Output Current	I _{OUT}	0	600	mA
Temperature	Operating junction temperature range, T _J	-40	+125	°C

- (1) [Recommended Operating Conditions](#) indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications, see [Electrical Characteristics](#)

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DBV (6 PINS)	UNIT
R _{θJA} ⁽²⁾	Junction-to-ambient thermal resistance	173	°C/W
R _{θJC_T}	Junction-to-case (TOP) thermal resistance	116	°C/W
R _{θJC_B}	Junction-to-case (BOTTOM) thermal resistance	31	°C/W
ψ _{JT}	Junction-to-top characterization parameter	20	°C/W
ψ _{JB}	Junction-to-board characterization parameter	30	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#)
- (2) The value of R_{θJA} given in this table is only valid for comparison with other packages and can not be used for design purposes. These values were calculated in accordance with JESD 51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.

7.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature (T_J) range of -40°C to $+125^{\circ}\text{C}$, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}\text{C}$, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: $V_{IN} = 4\text{ V}$ to 36 V .

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)					
V_{IN}	Operation input voltage	4		36	V
V_{IN_UVLO}	Undervoltage lockout thresholds	Rising threshold	3.55	3.75	4.00
		Falling threshold	3.25	3.45	3.65
		Hysteresis	0.3		
I_Q	Operating quiescent current (non-switching)	PFM version, $V_{EN} = 3.3\text{ V}$, $V_{FB} = 1.1\text{ V}$	80	120	μA
I_{SHDN}	Shutdown current	$V_{EN} = 0\text{ V}$	3	10	μA
ENABLE (EN PIN)					
V_{EN_H}	Enable rising threshold voltage	1.1	1.23	1.36	V
V_{EN_L}	Enable falling threshold voltage	0.95	1.1	1.22	V
V_{EN_HYS}	Enable hysteresis voltage		0.13		V
I_{EN}	Leakage current at EN pin	$V_{EN} = 3.3\text{ V}$	10	200	nA
VOLTAGE REFERENCE (FB PIN)					
V_{REF}	Reference voltage	$T_J = 25^{\circ}\text{C}$	0.995	1.00	1.005
		$T_J = -40^{\circ}\text{C}$ to 125°C	0.985	1.00	1.015
		Fixed 3.3-V output, $T_J = 25^{\circ}\text{C}$	3.28	3.3	3.32
		Fixed 3.3-V output, $T_J = -10^{\circ}\text{C}$ to 85°C	3.272	3.3	3.328
		Fixed 3.3-V output, $T_J = -40^{\circ}\text{C}$ to 125°C	3.25	3.3	3.35
I_{FB}	Leakage current at FB pin	$V_{FB} = 1.2\text{ V}$	0.2	50	nA
		Fixed 3.3-V output, $V_{FB} = 3.96\text{ V}$	1.7		μA
CURRENT LIMITS AND HICCUP					
I_{HS_LIMIT}	Peak inductor current limit		0.8	1.1	1.4
I_{LS_LIMIT}	Valley inductor current limit		0.62	0.8	0.98
I_{LS_ZC}	Zero cross current (PFM version)		20		mA
I_{LS_NEG}	Negative current limit (FPWM version)		-0.7	-0.5	-0.3
V_{HICCUP}	Hiccup threshold of FB pin	% of reference voltage	40%		
INTEGRATED MOSFETS					
$R_{DS_ON_HS}$	High-side MOSFET ON-resistance	$T_J = 25^{\circ}\text{C}$, $V_{IN} = 12\text{ V}$	450		m Ω
$R_{DS_ON_LS}$	Low-side MOSFET ON-resistance	$T_J = 25^{\circ}\text{C}$, $V_{IN} = 12\text{ V}$	240		m Ω
THERMAL SHUTDOWN ⁽¹⁾					
T_{SHDN}	Thermal shutdown threshold		170		$^{\circ}\text{C}$
T_{HYS}	Hysteresis		12		$^{\circ}\text{C}$

(1) Guaranteed by design.

7.6 Timing Requirements

Limits apply over the recommended operating junction temperature (T_J) range of -40°C to $+125^{\circ}\text{C}$, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}\text{C}$, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: $V_{IN} = 4\text{ V}$ to 36 V .

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SOFT START					
T_{SS} Internal soft-start time	The time of internal reference to increase from 10% to 90% of V_{REF} , $V_{IN} = 12\text{ V}$		1.8		ms
HICCUP					
T_{HICCUP} Hiccup time	$V_{IN} = 12\text{ V}$		135		ms

7.7 Switching Characteristics

Limits apply over the recommended operating junction temperature (T_J) range of -40°C to $+125^{\circ}\text{C}$, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}\text{C}$, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: $V_{IN} = 4\text{ V}$ to 36 V .

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SWITCHING NODE (SW PIN)					
t_{ON_MIN} Minimum turn-on time	$I_{OUT} = 600\text{ mA}$		60		ns
t_{OFF_MIN} Minimum turn-off time	$I_{OUT} = 600\text{ mA}$		100		ns
t_{ON_MAX} Maximum turn-on time			7.5		μs
OSCILLATOR					
f_{SW} Oscillator frequency	1.1-MHz version	0.935	1.1	1.265	MHz
	2.1-MHz version	1.785	2.1	2.415	MHz

7.8 Typical Characteristics

$V_{IN} = 12\text{ V}$, $f_{SW} = 1.1\text{ MHz}$, $T_A = 25^\circ\text{C}$, unless otherwise specified.




Figure 1. Efficiency vs Load Current




Figure 2. Efficiency vs Load Current




Figure 3. Efficiency vs Load Current




Figure 4. Efficiency vs Load Current




Figure 5. Efficiency vs Load Current




Figure 6. Load Regulation

Typical Characteristics (continued)

$V_{IN} = 12\text{ V}$, $f_{SW} = 1.1\text{ MHz}$, $T_A = 25^\circ\text{C}$, unless otherwise specified.




Figure 7. Line Regulation




Figure 8. Dropout




Figure 9. I_Q vs Temperature




Figure 10. V_{IN} UVLO vs Temperature




Figure 11. Reference Voltage vs Temperature




Figure 12. HS and LS Current Limit vs Temperature

8 Detailed Description

8.1 Overview


The TPS560430 regulator is an easy to use synchronous step-down DC-DC converter operating from 4-V to 36-V supply voltage. It is capable of delivering up to 600-mA DC load current in a very small solution size. The family has multiple versions applicable to various applications, refer to [Device Comparison Table](#) for detailed information.

The TPS560430 employs fixed-frequency peak-current mode control. The device enters PFM Mode at light load to achieve high efficiency for PFM version. And FPWM version is provided to achieve low output voltage ripple, tight output voltage regulation, and constant switching frequency at light load. The device is internally compensated, which reduces design time, and requires few external components.

Additional features such as precision enable and internal soft-start provide a flexible and easy to use solution for a wide range of applications. Protection features include thermal shutdown, V_{IN} under-voltage lockout, cycle-by-cycle current limit, and hiccup mode short-circuit protection.

The family requires very few external components and has a pin-out designed for simple, optimum PCB layout.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Fixed Frequency Peak Current Mode Control

The following operation description of the TPS560430 will refer to the [Functional Block Diagram](#) and to the waveforms in [Figure 13](#). TPS560430 is a step-down synchronous buck regulator with integrated high-side (HS) and low-side (LS) switches (synchronous rectifier). The TPS560430 supplies a regulated output voltage by turning on the HS and LS NMOS switches with controlled duty cycle. During high-side switch ON time, the SW pin voltage swings up to approximately V_{IN} , and the inductor current i_L increase with linear slope $(V_{IN} - V_{OUT}) / L$. When the HS switch is turned off by the control logic, the LS switch is turned on after an anti-shoot-through dead time. Inductor current discharges through the low-side switch with a slope of $-V_{OUT} / L$. The control parameter of a buck converter is defined as Duty Cycle $D = t_{ON} / T_{SW}$, where t_{ON} is the high-side switch ON time and T_{SW} is the switching period. The regulator control loop maintains a constant output voltage by adjusting the duty cycle D . In an idea Buck converter, where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage: $D = V_{OUT} / V_{IN}$.




Figure 13. SW Node and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

The TPS560430 employs fixed-frequency peak-current mode control. A voltage feedback loop is used to get accurate DC voltage regulation by adjusting the peak-current command based on voltage offset. The peak inductor current is sensed from the high-side switch and compared to the peak current threshold to control the ON time of the high-side switch. The voltage feedback loop is internally compensated, which allows for fewer external components, makes it easy to design, and provides stable operation with almost any combination of output capacitors. The regulator operates with fixed switching frequency at normal load condition. At light-load condition, the TPS560430 operates in PFM mode to maintain high efficiency (PFM version) or in FPWM mode for low output voltage ripple, tight output voltage regulation, and constant switching frequency (FPWM version).

Feature Description (continued)

8.3.2 Adjustable Output Voltage

A precision 1.0-V reference voltage, V_{REF} , is used to maintain a tightly regulated output voltage over the entire operating temperature range. The output voltage is set by a resistor divider from output voltage to the FB pin. It is recommended to use 1% tolerance resistors with a low temperature coefficient for the FB divider. Select the bottom-side resistor R_{FBB} for the desired divider current and use [デバイス・サポート](#) to calculate top-side resistor R_{FBT} . R_{FBT} in the range from 10 k Ω to 100 k Ω is recommended for most applications. A lower R_{FBT} value can be used if static loading is desired to reduce V_{OUT} offset in PFM operation. Lower R_{FBT} reduces efficiency at very light load. Less static current goes through a larger R_{FBT} and might be more desirable when light-load efficiency is critical. But R_{FBT} larger than 1 M Ω is not recommended because it makes the feedback path more susceptible to noise. Larger R_{FBT} value requires more carefully designed feedback path on the PCB. The tolerance and temperature variation of the resistor dividers affect the output voltage regulation.




図 14. Output Voltage Setting

$$R_{FBT} = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R_{FBB} \quad (1)$$

8.3.3 Enable

The voltage on the EN pin controls the ON or OFF operation of TPS560430. A voltage of less than 0.95 V shuts down the device, while a voltage of more than 1.36 V is required to start the regulator. The EN pin is an input and cannot be left open or floating. The simplest way to enable the operation of the TPS560430 is to connect the EN to V_{IN} . This allows self-start-up of the TPS560430 when V_{IN} is within the operating range.

Many applications will benefit from the employment of an enable divider R_{ENT} and R_{ENB} (図 15) to establish a precision system UVLO level for the converter. System UVLO can be used for supplies operating from utility power as well as battery power. It can be used for sequencing, ensuring reliable operation, or supply protection, such as a battery discharge level. An external logic signal can also be used to drive EN input for system sequencing and protection. Kindly note that, the EN pin voltage should never be higher than $V_{IN} + 0.3$ V. It is not recommended to apply EN voltage when V_{IN} is 0 V.




図 15. System UVLO by Enable Divider

Feature Description (continued)

8.3.4 Minimum ON-Time, Minimum OFF-Time and Frequency Foldback

Minimum ON-time, T_{ON_MIN} , is the smallest duration of time that the HS switch can be on. T_{ON_MIN} is typically 60 ns in the TPS560430. Minimum OFF-time, T_{OFF_MIN} , is the smallest duration that the HS switch can be off. T_{OFF_MIN} is typically 100 ns. In CCM operation, T_{ON_MIN} and T_{OFF_MIN} limit the voltage conversion range without switching frequency foldback.

The minimum duty cycle without frequency foldback allowed is

$$D_{MIN} = T_{ON_MIN} \times f_{SW} \quad (2)$$

The maximum duty cycle without frequency foldback allowed is

$$D_{MAX} = 1 - T_{OFF_MIN} \times f_{SW} \quad (3)$$

Given a required output voltage, the maximum V_{IN} without frequency foldback can be found by

$$V_{IN_MAX} = \frac{V_{OUT}}{f_{SW} \times T_{ON_MIN}} \quad (4)$$

The minimum V_{IN} without frequency foldback can be calculated by

$$V_{IN_MIN} = \frac{V_{OUT}}{1 - f_{SW} \times T_{OFF_MIN}} \quad (5)$$

In the TPS560430, a frequency foldback scheme is employed once the T_{ON_MIN} or T_{OFF_MIN} is triggered, which may extend the maximum duty cycle or lower the minimum duty cycle.

The on-time decreases while V_{IN} voltage increases. Once the on-time decreases to T_{ON_MIN} , the switching frequency starts to decrease while V_{IN} continues to go up, which lowers the duty cycle further to keep V_{OUT} in regulation according to 式 2.

The frequency foldback scheme also works once larger duty cycle is needed under low V_{IN} condition. The frequency decreases once the device hits its T_{OFF_MIN} , which extends the maximum duty cycle according to 式 3. In such condition, the frequency can be as low as about 133 kHz minimum. Wide range of frequency foldback allows the TPS560430 output voltage stay in regulation with a much lower supply voltage V_{IN} , which leads to a lower effective drop-out.

With frequency foldback, V_{IN_MAX} is raised, and V_{IN_MIN} is lowered by decreased f_{SW} .




图 16. Frequency Foldback at T_{ON_MIN}




图 17. Frequency Foldback at T_{OFF_MIN}

Feature Description (continued)

8.3.5 Bootstrap Voltage

The TPS560430 provides an integrated bootstrap voltage regulator. A small capacitor between the CB and SW pins provides the gate drive voltage for the high-side MOSFET. The bootstrap capacitor is refreshed when the high-side MOSFET is off and the low-side switch conducts. The recommended value of the bootstrap capacitor is 0.1 μ F. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 16 V or higher is recommended for stable performance over temperature and voltage.

8.3.6 Over Current and Short Circuit Protection

The TPS560430 is protected from over-current conditions by cycle-by-cycle current limit on both the peak and valley of the inductor current. Hiccup mode is activated if a fault condition persists to prevent over-heating.

High-side MOSFET over-current protection is implemented by the nature of the Peak Current Mode control. The HS switch current is sensed when the HS is turned on after a set blanking time. The HS switch current is compared to the output of the Error Amplifier (EA) minus slope compensation every switching cycle. Please refer to [Functional Block Diagram](#) for more details. The peak current of HS switch is limited by a clamped maximum peak current threshold I_{HS_LIMIT} which is constant.

The current going through LS MOSFET is also sensed and monitored. When the LS switch turns on, the inductor current begins to ramp down. The LS switch will not be turned OFF at the end of a switching cycle if its current is above the LS current limit I_{LS_LIMIT} . The LS switch is kept ON so that inductor current keeps ramping down, until the inductor current ramps below the I_{LS_LIMIT} . Then the LS switch will be turned OFF and the HS switch will be turned on after a dead time. This is somewhat different to the more typical peak current limit, and results in [式 6](#) for the maximum load current.

$$I_{OUT_MAX} = I_{LS} + \frac{(V_{IN} - V_{OUT})}{2 \times f_{SW} \times L} \times \frac{V_{OUT}}{V_{IN}} \quad (6)$$

If the feedback voltage is lower than 40% of the V_{REF} , the current of the LS switch triggers I_{LS_LIMIT} for 256 consecutive cycles, hiccup current protection mode is activated. In hiccup mode, the regulator shuts down and keeps off for a period of hiccup, T_{HICCUP} (135 ms typical), before the TPS560430 tries to start again. If over-current or short-circuit fault condition still exist, hiccup repeats until the fault condition is removed. Hiccup mode reduces power dissipation under severe over-current conditions, prevents over-heating and potential damage to the device.

For FPWM version, the inductor current is allowed to go negative. Should this current exceed the LS negative current limit I_{LS_NEG} , the LS switch is turned off and HS switch is turned on immediately. This is used to protect the LS switch from excessive negative current.

8.3.7 Soft Start

The integrated soft-start circuit prevents input inrush current impacting the TPS560430 and the input power supply. Soft-start is achieved by slowly ramping up the target regulation voltage when the device is first enabled or powered up. The typical soft-start time is 1.8 ms.

The TPS560430 also employs over-current protection blanking time T_{OCP_BLK} (33 ms typical) at the beginning of power-up. Without this feature, in applications with a large amount of output capacitors and high V_{OUT} , the inrush current is large enough to trigger the current-limit protection, which may make the device entering into hiccup mode. The device tries to restart after the hiccup period, then hit current-limit and enter into hiccup mode again, so V_{OUT} cannot ramp up to the setting voltage ever. By introducing OCP blanking feature, the hiccup protection function is disabled during T_{OCP_BLK} , and TPS560430 charges the V_{OUT} with its maximum limited current, which maximizes the output current capacity during this period. Kindly note that, the peak current limit (I_{HS_LIMIT}) and valley current limit (I_{LS_LIMIT}) protection function are still available during T_{OCP_BLK} , so there is no concern of inductor current running away.

8.3.8 Thermal Shutdown

The TPS560430 provides an internal thermal shutdown to protect the device when the junction temperature exceeds 170°C. Both HS and LS FETs stop switching in thermal shutdown. Once the die temperature falls below 158°C, the device reinitiates the power up sequence controlled by the internal soft-start circuitry.

8.4 Device Functional Modes

8.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control for the TPS560430. When V_{EN} is below 0.95 V, the device is in shutdown mode. The TPS560430 also employs V_{IN} under voltage lock out protection (UVLO). If V_{IN} voltage is below its UVLO threshold 3.25 V, the regulator is turned off.

8.4.2 Active Mode

The TPS560430 is in Active Mode when both V_{EN} and V_{IN} are above their respective operating threshold. The simplest way to enable the TPS560430 is to connect the EN pin to VIN pin. This allows self-startup when the input voltage is in the operating range: 4.0 V to 36 V. Please refer to [Enable](#) section for details on setting these operating levels.

In Active Mode, depending on the load current, the TPS560430 will be in one of four modes:

1. Continuous conduction mode (CCM) with fixed switching frequency when load current is above half of the peak-to-peak inductor current ripple (for both PFM and FPWM versions).
2. Discontinuous conduction mode (DCM) with fixed switching frequency when load current is lower than half of the peak-to-peak inductor current ripple in CCM operation (only for PFM version).
3. Pulse frequency modulation mode (PFM) when switching frequency is decreased at very light load (only for PFM version).
4. Forced pulse width modulation mode (FPWM) with fixed switching frequency even at light load (only for FPWM version).

8.4.3 CCM Mode

Continuous Conduction Mode (CCM) operation is employed in the TPS560430 when the load current is higher than half of the peak-to-peak inductor current. In CCM operation, the frequency of operation is fixed, output voltage ripple is at a minimum in this mode and the maximum output current of 600 mA can be supplied by the TPS560430.

8.4.4 Light-Load Operation (PFM Version)

For PFM version, when the load current is lower than half of the peak-to-peak inductor current in CCM, the TPS560430 operates in Discontinuous Conduction Mode (DCM), also known as Diode Emulation Mode (DEM). In DCM operation, the LS switch is turned off when the inductor current drops to I_{LS_ZC} (20 mA typical) to improve efficiency. Both switching losses and conduction losses are reduced in DCM, compared to forced PWM operation at light load.

At even lighter current load, Pulse Frequency Modulation (PFM) mode is activated to maintain high efficiency operation. When either the minimum HS switch ON time t_{ON_MIN} or the minimum peak inductor current I_{PEAK_MIN} (150mA typical) is reached, the switching frequency decreases to maintain regulation. In PFM mode, switching frequency is decreased by the control loop to maintain output voltage regulation when load current reduces. Switching loss is further reduced in PFM operation due to less frequent switching actions.

8.4.5 Light-Load Operation (FPWM Version)

For FPWM version, TPS560430 is locked in PWM mode at full load range. This operation is maintained, even in no-load condition, by allowing the inductor current to reverse its normal direction. This mode trades off reduced light load efficiency for low output voltage ripple, tight output voltage regulation, and constant switching frequency.

9 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS560430 is a step down DC-to-DC regulator. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 600 mA. The following design procedure can be used to select components for the TPS560430. Alternately, the WEBENCH® software may be used to generate complete designs. When generating a design, the WEBENCH® software utilizes iterative design procedure and accesses comprehensive databases of components. Please go to ti.com for more details.

9.2 Typical Application

The TPS560430 only requires a few external components to convert from a wide voltage range supply to a fixed output voltage. 図 18 shows a basic schematic.



Copyright © 2017, Texas Instruments Incorporated

図 18. Application Circuit

The external components have to fulfill the needs of the application, but also the stability criteria of the device's control loop. 表 1 can be used to simplify the output filter component selection.

表 1. L and C_OUT Typical Values

f _{SW} (MHz)	V _{OUT} (V)	L (μH)	C _{OUT} (μF) ⁽¹⁾	R _{FBT} (kΩ)	R _{FBB} (kΩ)
1.1	3.3	12	22 μF / 10 V	51	22.1
	5	18	22 μF / 10 V	88.7	22.1
	12	33	10 μF / 25 V	243	22.1
2.1	3.3	6.8	10 μF / 10 V	51	22.1
	5	10	10 μF / 10 V	88.7	22.1
	12	18	10 μF / 25 V	243	22.1

(1) Ceramic capacitor is used in this table.

9.2.1 Design Requirements

Detailed design procedure is described based on a design example. For this design example, use the parameters listed in 表 2 as the input parameters.

表 2. Design Example Parameters

PARAMETER	VALUE
Input voltage, V_{IN}	12 V typical, range from 6 V to 36 V
Output voltage, V_{OUT}	5 V $\pm 3\%$
Maximum output current, I_{OUT_MAX}	600 mA
Minimum output current, I_{OUT_MIN}	30 mA
Output overshoot/ undershoot (0mA to 600mA)	5%
Output voltage ripple	0.5%
Operating frequency	1.1 MHz

9.2.2 Detailed Design Procedure

9.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPS560430 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.2.2 Output Voltage Set-Point

The output voltage of the TPS560430 device is externally adjustable using a resistor divider network. The divider network is comprised of top feedback resistor R_{FBT} and bottom feedback resistor R_{FBB} . 式 7 is used to determine the output voltage of the converter:

$$R_{FBT} = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R_{FBB} \quad (7)$$

Choose the value of R_{FBB} to be 22.1 kΩ. With the desired output voltage set to 5 V and the $V_{REF} = 1.0$ V, the R_{FBT} value can then be calculated using 式 7. The formula yields to a value 88.4 kΩ, a standard value of 88.7 kΩ is selected.

9.2.2.3 Switching Frequency

The higher switching frequency allows for lower value inductors and smaller output capacitors, which results in smaller solution size and lower component cost. However higher switching frequency brings more switching loss, which makes the solution less efficient and produce more heat. The switching frequency is also limited by the minimum on-time of the integrated power switch, the input voltage, the output voltage and the frequency shift limitation as mentioned in [Minimum ON-Time, Minimum OFF-Time and Frequency Foldback](#) section. For this example, a switching frequency of 1.1 MHz is selected.

9.2.2.4 Inductor Selection

The most critical parameters for the inductor are the inductance, saturation current and the RMS current. The inductance is based on the desired peak-to-peak ripple current Δi_L . Since the ripple current increases with the input voltage, the maximum input voltage is always used to calculate the minimum inductance L_{MIN} . Use 式 9 to calculate the minimum value of the output inductor. K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current of the device. A reasonable value of K_{IND} should be 20% to 60%. During an instantaneous over current operation event, the RMS and peak inductor current can be high. The inductor current rating should be a bit higher than current limit.

$$\Delta i_L = \frac{V_{OUT} \times (V_{IN_MAX} - V_{OUT})}{V_{IN_MAX} \times L \times f_{SW}} \quad (8)$$

$$L_{MIN} = \frac{V_{IN_MAX} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN_MAX} \times f_{SW}} \quad (9)$$

In general, it is preferable to choose lower inductance in switching power supplies, because it usually corresponds to faster transient response, smaller DCR, and reduced size for more compact designs. But too low of an inductance can generate too large of an inductor current ripple such that over current protection at the full load could be falsely triggered. It also generates more inductor core loss since the current ripple is larger. Larger inductor current ripple also implies larger output voltage ripple with same output capacitors. With peak current mode control, it is not recommended to have too small of an inductor current ripple. A larger peak current ripple improves the comparator signal to noise ratio.

For this design example, choose $K_{IND} = 0.4$, the minimum inductor value is calculated to be 16.3 μH. Choose the nearest standard 18-μH ferrite inductor with a capability of 1-A RMS current and 1.5-A saturation current.

9.2.2.5 Output Capacitor Selection

The device is designed to be used with a wide variety of LC filters. It is generally desired to use as little output capacitance as possible to keep cost and size down. The output capacitor (s), C_{OUT} , should be chosen with care since it directly affects the steady state output voltage ripple, loop stability, output voltage overshoot and undershoot during load current transient. The output voltage ripple is essentially composed of two parts. One is caused by the inductor current ripple going through the Equivalent Series Resistance (ESR) of the output capacitors:

$$\Delta V_{OUT_ESR} = \Delta i_L \times ESR = K_{IND} \times I_{OUT} \times ESR \quad (10)$$

The other is caused by the inductor current ripple charging and discharging the output capacitors:

$$\Delta V_{OUT_C} = \frac{\Delta i_L}{8 \times f_{SW} \times C_{OUT}} = \frac{K_{IND} \times I_{OUT}}{8 \times f_{SW} \times C_{OUT}} \quad (11)$$

The two components in the voltage ripple are not in phase, so the actual peak-to-peak ripple is smaller than the sum of the two peaks.

Output capacitance is usually limited by transient performance specifications if the system requires tight voltage regulation with presence of large current steps and fast slew rate. When a large load step happens, output capacitors provide the required charge before the inductor current can slew up to the appropriate level. The regulator's control loop usually needs 8 or more clock cycles to regulate the inductor current equal to the new load level. The output capacitance must be large enough to supply the current difference for 8 clock cycles to maintain the output voltage within the specified range. 式 12 shows the minimum output capacitance needed for specified V_{OUT} overshoot and undershoot.

$$C_{OUT} > \frac{1}{2} \times \frac{8 \times (I_{OH} - I_{OL})}{f_{SW} \times \Delta V_{OUT_SHOOT}} \quad (12)$$

where

- K_{IND} = Ripple ratio of the inductor current ($\Delta i_L / I_{OUT}$)
- I_{OL} = Low level output current during load transient
- I_{OH} = High level output current during load transient
- V_{OUT_SHOOT} = Target output voltage overshoot or undershoot

For this design example, the target output ripple is 30 mV. Presuppose $\Delta V_{OUT_ESR} = \Delta V_{OUT_C} = 30$ mV, and chose $K_{IND} = 0.4$. 式 10 yields ESR no larger than 125 mΩ and 式 11 yields C_{OUT} no smaller than 0.91 μF. For the target overshoot and undershoot limitation of this design, $\Delta V_{OUT_SHOOT} = 5\% \times V_{OUT} = 250$ mV. The C_{OUT} can be calculated to be no smaller than 8.3 μF by 式 12. In summary, the most stringent criteria for the output capacitor is 8.3 μF. Consider of derating, one 22-μF, 10-V, X7R ceramic capacitor with 10-mΩ ESR is used.

9.2.2.6 Input Capacitor Selection

The TPS560430 device requires high frequency input decoupling capacitor(s). The typical recommended value for the high frequency decoupling capacitor is 2.2 μF or higher. A high-quality ceramic type X5R or X7R with sufficiency voltage rating is recommended. The voltage rating must be greater than the maximum input voltage. To compensate the derating of ceramic capacitors, a voltage rating of twice the maximum input voltage is recommended. For this design, one 2.2- μF , X7R dielectric capacitor rated for 50 V is used for the input decoupling capacitor. The equivalent series resistance (ESR) is approximately 10 m Ω , and the current rating is 1 A. Include a capacitor with a value of 0.1 μF for high-frequency filtering and place it as close as possible to the device pins.

9.2.2.7 Bootstrap Capacitor

Every TPS560430 design requires a bootstrap capacitor, C_{BOOT} . The recommended bootstrap capacitor is 0.1 μF and rated at 16 V or higher. The bootstrap capacitor is located between the SW pin and the CB pin. The bootstrap capacitor must be a high-quality ceramic type with X7R or X5R grade dielectric for temperature stability.

9.2.2.8 Under Voltage Lockout Set-Point

The system under voltage lockout (UVLO) is adjusted using the external voltage divider network of R_{ENT} and R_{ENB} . The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. The following equation can be used to determine the V_{IN} UVLO level.

$$V_{\text{IN_RISING}} = V_{\text{ENH}} \times \frac{R_{\text{ENT}} + R_{\text{ENB}}}{R_{\text{ENB}}} \quad (13)$$

The EN rising threshold (V_{ENH}) for TPS560430 is set to be 1.23 V (typical). Choose the value of R_{ENB} to be 200 k Ω to minimize input current from the supply. If the desired V_{IN} UVLO level is at 6.0 V, then the value of R_{ENT} can be calculated using 式 14:

$$R_{\text{ENT}} = \left(\frac{V_{\text{IN_RISING}}}{V_{\text{ENH}}} - 1 \right) \times R_{\text{ENB}} \quad (14)$$

The above equation yields a value of 775.6 k Ω , a standard value of 768 k Ω is selected. The resulting falling UVLO threshold, equals 5.3 V, can be calculated by 式 15, where EN hysteresis voltage, $V_{\text{EN_HYS}}$, is 0.13 V (typical).

$$V_{\text{IN_FALLING}} = (V_{\text{ENH}} - V_{\text{EN_HYS}}) \times \frac{R_{\text{ENT}} + R_{\text{ENB}}}{R_{\text{ENB}}} \quad (15)$$

9.2.3 Application Curves

Unless otherwise specified the following conditions apply: $V_{IN} = 12\text{ V}$, $V_{OUT} = 5\text{ V}$, $f_{SW} = 1.1\text{ MHz}$, $L = 18\text{ }\mu\text{H}$, $C_{OUT} = 22\text{ }\mu\text{F}$, $T_A = 25\text{ }^\circ\text{C}$




图 19. Ripple at No Load




图 20. Ripple at Full Load




 图 21. Start Up by V_{IN}


图 22. Start-Up by EN




图 23. Load Transient





图 24. Line Transient

Unless otherwise specified the following conditions apply: $V_{IN} = 12\text{ V}$, $V_{OUT} = 5\text{ V}$, $f_{SW} = 1.1\text{ MHz}$, $L = 18\text{ }\mu\text{H}$, $C_{OUT} = 22\text{ }\mu\text{F}$, $T_A = 25\text{ }^\circ\text{C}$



10 Power Supply Recommendations

The TPS560430 is designed to operate from an input voltage supply range between 4.0 V and 36 V. This input supply should be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail should be low enough that an input current transient does not cause a high enough drop at the TPS560430 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the TPS560430 additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a 10- μ F or 22- μ F electrolytic capacitor is a typical choice.

11 Layout

11.1 Layout Guidelines

Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

1. The input bypass capacitor C_{IN} must be placed as close as possible to the VIN and GND pins. Grounding for both the input and output capacitors should consist of localized top side planes that connect to the GND pin.
2. Minimize trace length to the FB pin net. Both feedback resistors, R_{FBT} and R_{FBB} should be located close to the FB pin. If V_{OUT} accuracy at the load is important, make sure V_{OUT} sense is made at the load. Route V_{OUT} sense path away from noisy nodes and preferably through a layer on the other side of a shielded layer.
3. Use ground plane in one of the middle layers as noise shielding and heat dissipation path if possible.
4. Make V_{IN} , V_{OUT} and ground bus connections as wide as possible. This reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
5. Provide adequate device heat-sinking. GND, VIN and SW pins provide the main heat dissipation path, make the GND, VIN and SW plane area as large as possible. Use an array of heat-sinking vias to connect the top side ground plane to the ground plane on the bottom PCB layer. If the PCB has multiple copper layers, these thermal vias can also be connected to inner layer heat-spreading ground planes. Ensure enough copper area is used for heat-sinking to keep the junction temperature below 125 °C.

11.1.1 Compact Layout for EMI Reduction

Radiated EMI is generated by the high di/dt components in pulsing currents in switching converters. The larger area covered by the path of a pulsing current, the more EMI is generated. High frequency ceramic bypass capacitors at the input side provide primary path for the high di/dt components of the pulsing current. Placing ceramic bypass capacitor(s) as close as possible to the VIN and GND pins is the key to EMI reduction.

The SW pin connecting to the inductor should be as short as possible, and just wide enough to carry the load current without excessive heating. Short, thick traces or copper pours (shapes) should be used for high current conduction path to minimize parasitic resistance. The output capacitors should be placed close to the V_{OUT} end of the inductor and closely grounded to GND pin.

11.1.2 Feedback Resistors

To reduce noise sensitivity of the output voltage feedback path, it is important to place the resistor divider close to the FB pin, rather than close to the load. The FB pin is the input to the error amplifier, so it is a high impedance node and very sensitive to noise. Placing the resistor divider closer to the FB pin reduces the trace length of FB signal and reduces noise coupling. The output node is a low impedance node, so the trace from V_{OUT} to the resistor divider can be long if short path is not available.

If voltage accuracy at the load is important, make sure voltage sense is made at the load. Doing so will correct for voltage drops along the traces and provide the best output accuracy. The voltage sense trace from the load to the feedback resistor divider should be routed away from the SW node path and the inductor to avoid contaminating the feedback signal with switch noise, while also minimizing the trace length. This is most important when high value resistors are used to set the output voltage. It is recommended to route the voltage sense trace and place the resistor divider on a different layer than the inductor and SW node path, such that there is a ground plane in between the feedback trace and inductor/SW node polygon. This provides further shielding for the voltage feedback path from EMI noises.

11.2 Layout Example




图 27. Layout

12 デバイスおよびドキュメントのサポート

12.1 デバイス・サポート

12.1.1 開発サポート

12.1.1.1 WEBENCH®ツールによるカスタム設計

[ここをクリック](#)すると、WEBENCH® Power Designerにより、TPS560430デバイスを使用するカスタム設計を作成できます。

1. 最初に、入力電圧(V_{IN})、出力電圧(V_{OUT})、出力電流(I_{OUT})の要件を入力します。
2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

通常、次の操作を実行可能です。

- 電氣的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

12.2 ドキュメントのサポート

12.2.1 関連資料

関連資料については、以下を参照してください。

- 『[AN-1149 スイッチング電源のレイアウトのガイドライン](#)』

12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ TIのE2E (Engineer-to-Engineer) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート 役に立つE2Eフォーラムや、設計サポート・ ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.5 商標

E2E is a trademark of Texas Instruments.

SIMPLE SWITCHER, WEBENCH are registered trademarks of Texas Instruments.

12.6 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS560430X3FDBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	N3XF
TPS560430X3FDBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	N3XF
TPS560430X3FDBVR.B	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	N3XF
TPS560430X3FDBVT	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	N3XF
TPS560430X3FDBVT.A	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	N3XF
TPS560430X3FDBVT.B	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	N3XF
TPS560430XDBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAXS
TPS560430XDBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAXS
TPS560430XDBVR.B	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAXS
TPS560430XDBVT	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	NAXS
TPS560430XDBVT.A	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAXS
TPS560430XDBVT.B	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAXS
TPS560430XFDBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	NAXF
TPS560430XFDBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAXF
TPS560430XFDBVR.B	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAXF
TPS560430XFDBVRG4	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAXF
TPS560430XFDBVRG4.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAXF
TPS560430XFDBVT	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	NAXF
TPS560430XFDBVT.A	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAXF
TPS560430XFDBVT.B	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAXF
TPS560430YDBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAYS
TPS560430YDBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAYS
TPS560430YDBVR.B	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAYS
TPS560430YDBVRG4	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAYS
TPS560430YDBVRG4.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAYS
TPS560430YDBVT	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	NAYS
TPS560430YDBVT.A	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAYS
TPS560430YFDBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	NAYF
TPS560430YFDBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	NAYF

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS560430YFDBVR.B	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	NAYF
TPS560430YFDBVRG4	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAYF
TPS560430YFDBVRG4.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAYF
TPS560430YFDBVT	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	NAYF
TPS560430YFDBVT.A	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NAYF

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS560430 :

- Automotive : [TPS560430-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS560430X3FDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS560430X3FDBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS560430XDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS560430XDBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS560430XFDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS560430XFDBVRG4	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS560430XFDBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS560430YDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS560430YDBVRG4	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS560430YDBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS560430YFDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS560430YFDBVRG4	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS560430YFDBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS560430X3FDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS560430X3FDBVT	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS560430XDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS560430XDBVT	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS560430XFDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS560430XFDBVRG4	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS560430XFDBVT	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS560430YDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS560430YDBVRG4	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS560430YDBVT	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS560430YFDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS560430YFDBVRG4	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS560430YFDBVT	SOT-23	DBV	6	250	210.0	185.0	35.0

DBV0006A**PACKAGE OUTLINE****SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR



4214840/G 08/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated