



# TPS54824 4.5V~17V入力、電流モード、8A同期整流降圧型SWIFT™コンバータ

## 1 特長

- 小型3.5mm×3.5mm HotRod™ QFNパッケージ
- 14.1mΩおよび6.1mΩのMOSFETを内蔵
- 過渡応答が高速なピーク電流モード制御
- 200kHz~1.6MHzの固定スイッチング周波数
- 外部クロックに同期
- 温度範囲全体にわたって0.6V±0.85%の基準電圧
- 0.6V~12Vの出力電圧範囲
- ヒカップ電流制限
- プリバイアス出力電圧への安全なスタートアップ
- 調整可能なソフトスタートおよび電源シーケンシング
- 調整可能な入力低電圧誤動作防止
- シャットダウン時電流: 3μA
- 低電圧および過電圧用のパワーグッド出力モニタ
- 出力過電圧保護
- 非ラッチ型サーマル・シャットダウン保護機能
- 動作時接合部温度: -40℃~150℃
- WEBENCH® Design Centerでサポート


## 2 アプリケーション

- 電気通信および無線インフラストラクチャ
- 産業用自動化試験装置
- エンタープライズ向けスイッチング/ストレージ・アプリケーション
- 高密度分散電源システム

## 3 概要

TPS54824は完全な機能を持つ17V、8Aの同期整流降圧型コンバータで、3.5mm×3.5mmの HotRod™ QFNパッケージで供給されます。

概略回路図



Copyright © 2016, Texas Instruments Incorporated

小型化を追求するため、効率を高めるとともに、ハイサイドMOSFETとローサイドMOSFETを統合しました。ピーク電流モード制御による部品数の削減と、高いスイッチング周波数によるインダクタの占有面積削減により、さらに容積が節約されています。

ピーク電流モード制御によりループ補償が簡素化され、過渡応答が高速です。過負荷状態の保護のため、ハイサイドおよびローサイドのソース電流に、サイクルごとのピーク電流制限が使用されます。ヒカップ機能は、短絡または過負荷障害が発生した場合に、MOSFETの電力損失を制限します。

パワーグッド・スーパーバイザ回路は、レギュレータの出力をモニタします。PGOODピンは、オープン・ドレイン出力で、出力電圧が安定化されているときハイ・インピーダンスになります。内部デグリッチ時間があるため、PGOODピンは障害が発生しない限り"L"になりません。


専用のENピンを使用して、レギュレータをオン/オフし、入力低電圧誤動作防止を調整できます。出力電圧のスタートアップ・ランプはSS/TRKピンにより制御されるため、スタンドアロンの電源として、あるいはトラッキング状況でも動作できます。

製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
TPS54824	RNV (18)	3.50mm×3.50mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

効率



D001



## 目次

1	特長 .....	1	7.3	Feature Description .....	13
2	アプリケーション .....	1	7.4	Device Functional Modes .....	21
3	概要 .....	1	8	<b>Application and Implementation .....</b>	<b>22</b>
4	改訂履歴 .....	2	8.1	Application Information .....	22
5	<b>Pin Configuration and Functions .....</b>	<b>3</b>	8.2	Typical Application .....	22
6	<b>Specifications .....</b>	<b>4</b>	9	<b>Power Supply Recommendations .....</b>	<b>31</b>
6.1	Absolute Maximum Ratings .....	4	10	<b>Layout .....</b>	<b>31</b>
6.2	ESD Ratings .....	4	10.1	Layout Guidelines .....	31
6.3	Recommended Operating Conditions .....	4	10.2	Layout Example .....	31
6.4	Thermal Information .....	5	10.3	Alternate Layout Example .....	33
6.5	Electrical Characteristics .....	5	11	<b>デバイスおよびドキュメントのサポート .....</b>	<b>34</b>
6.6	Switching Characteristics .....	7	11.1	ドキュメントの更新通知を受け取る方法 .....	34
6.7	Timing Requirements .....	7	11.2	コミュニティ・リソース .....	34
6.8	Typical Characteristics .....	8	11.3	商標 .....	34
7	<b>Detailed Description .....</b>	<b>12</b>	11.4	静電気放電に関する注意事項 .....	34
7.1	Overview .....	12	11.5	Glossary .....	34
7.2	Functional Block Diagram .....	13	12	<b>メカニカル、パッケージ、および注文情報 .....</b>	<b>34</b>

## 4 改訂履歴


2016年11月発行のものから更新

Page

•	Changed the VIN MAX value From: 18 V To: 19 V in the <i>Absolute Maximum Ratings</i> .....	4
•	Changed the BOOT MAX value From: 25 V To: 27 V in the <i>Absolute Maximum Ratings</i> .....	4
•	Changed the BOOT (10 ns transient) MAX value From: 27 V To: 30 V in the <i>Absolute Maximum Ratings</i> .....	4
•	Changed the BOOT (vs SW) MAX value From: 6.5 V To: 7 V in the <i>Absolute Maximum Ratings</i> .....	4
•	Changed the SW MAX value From: 19 V To: 20 V in the <i>Absolute Maximum Ratings</i> .....	4
•	Changed the SW (10 ns transient) MAX value From: 21 V To: 23 V in the <i>Absolute Maximum Ratings</i> .....	4

## 5 Pin Configuration and Functions

**RNV Package  
18-Pin VQFN-HR**



**Pin Functions**

PIN		I/O	DESCRIPTION
NAME	NO.		
BOOT	1	I	Floating supply voltage for high-side MOSFET gate drive circuit. Connect a 0.1-μF ceramic capacitor between BOOT and SW pins.
VIN	2, 11	I	Input voltage supply pin. Power for the internal circuit and the connection to drain of high-side MOSFET. Connect both pins to the input power source with a low impedance connection. Connect both pins and their neighboring PGND pins.
PGND	3, 4, 5, 8, 9, 10	–	Ground return for low-side power MOSFET and its drivers.
SW	6, 7	O	Switching node. Connected to the source of the high-side MOSFET and drain of the low-side MOSFET.
AGND	12	–	Ground of internal analog circuitry. AGND must be connected to the PGND plane.
RT/CLK	13	I	Switching frequency setting pin. In RT mode, an external timing resistor adjusts the switching frequency. In CLK mode, the device synchronizes to an external clock input to this pin.
FB	14	I	Converter feedback input. Connect to the output voltage with a resistor divider.
COMP	15	I	Error amplifier output and input to the PWM modulator. Connect loop compensation to this pin.
SS/TRK	16	I	Soft-start and tracking pin. Connecting an external capacitor sets the soft-start time. This pin can also be used for tracking and sequencing.
EN	17	I	Enable pin. Float or pull high to enable the device. Connect a resistor divider to this pin to implement adjustable under voltage lockout and hysteresis.
PGOOD	18	O	Open-drain power good indicator. It is asserted low if output voltage is outside if the PGOOD thresholds, VIN is low, EN is low, device is in thermal shutdown or device is in soft-start.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	VIN	−0.3	19	V
	BOOT	−0.3	27	
	BOOT (10 ns transient)	−0.3	30	
	BOOT (vs SW)	−0.3	7	
	SW	−1	20	
	SW (10 ns transient)	−3	23	
	EN, SS/TRK, PGOOD, RT/CLK, FB, COMP	−0.3	6.5	
Operating Junction Temperature Range, T <sub>J</sub>		−40	150	°C
Storage Temperature Range, T <sub>STG</sub>		−55	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Parameter		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage range	4.5		17	V
V <sub>OUT</sub>	Output Voltage	0.6		12	V
I <sub>OUT</sub>	Output current			8	A
T <sub>J</sub>	Operating junction temperature	−40		150	°C
f <sub>SW</sub>	Switching Frequency (RT mode and PLL mode)	200		1600	kHz

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS54824	UNIT
		RNV	
		18 PINS	
Theta <sub>JA</sub>	Junction-to-ambient thermal resistance JEDEC	57.1	°C/W
Theta <sub>JA</sub>	Junction-to-ambient thermal resistance EVM	34	°C/W
Theta <sub>JCTop</sub>	Junction-to-case (top) thermal resistance	26.3	°C/W
Theta <sub>JB</sub>	Junction-to-board thermal resistance	18.8	°C/W
Psi <sub>JT</sub>	Junction-to-top characterization parameter	0.8	°C/W
Psi <sub>JB</sub>	Junction-to-board characterization parameter	18.8	°C/W
Theta <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance	1.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 6.5 Electrical Characteristics

T<sub>J</sub> = -40°C to 150°C, V<sub>IN</sub> = 4.5 V to 17 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTAGE						
UVLO <sub>rise</sub>	VIN under-voltage lockout	V <sub>(VIN)</sub> rising		4.1	4.3	V
UVLO <sub>fall</sub>		V <sub>(VIN)</sub> falling	3.7	3.9		V
UVLO <sub>hys</sub>		Hysteresis VIN voltage		0.2		V
I <sub>vin</sub>	Operating non-switching supply current	V <sub>(EN)</sub> = 5 V, V <sub>(FB)</sub> = 1.5 V		580	800	μA
I <sub>vin_sdn</sub>	Shutdown supply current	V <sub>(EN)</sub> = 0 V		3	11	μA
ENABLE						
V <sub>en_rise</sub>	EN threshold	V <sub>(EN)</sub> rising		1.20	1.26	V
V <sub>en_fall</sub>		V <sub>(EN)</sub> falling	1.1	1.15		V
V <sub>en_hys</sub>	EN pin threshold voltage hysteresis			50		mV
I <sub>p</sub>	EN pin sourcing current	V <sub>(EN)</sub> = 1.1V		1.2		μA
I <sub>ph</sub>	EN pin sourcing current	V <sub>(EN)</sub> = 1.3V		4.8		μA
I <sub>h</sub>	EN pin hysteresis current			3.6		μA
FB						
V <sub>FB</sub>	Regulated FB voltage	T <sub>J</sub> = 25°C	596	600	604	mV
			595	600	605	mV
ERROR AMPLIFIER						
g <sub>mea</sub>	Error Amplifier Transconductance (gm)	−2 μA < I <sub>(COMP)</sub> < 2 μA, V <sub>(COMP)</sub> = 1 V		1100		μA/V
	Error Amplifier DC gain			80		dB
I <sub>comp_src</sub>	Error Amplifier source current	V <sub>(FB)</sub> = 0 V		100		μA
I <sub>comp_snk</sub>	Error Amplifier sink current	V <sub>(FB)</sub> = 2 V		-100		μA
g <sub>mps</sub>	Power Stage Transconductance			16		A/V
SOFT-START						
I <sub>ss</sub>	Soft-start current			5		μA
	V <sub>(SS/TRK)</sub> to V <sub>(FB)</sub> matching	V <sub>(SS/TRK)</sub> = 0.4 V		25		mV
MOSFET						
R <sub>ds(on)_h</sub>	High-side switch resistance	T <sub>A</sub> = 25°C, V <sub>(VIN)</sub> = 12 V		14.1		mΩ
		T <sub>A</sub> = 25°C, V <sub>(VIN)</sub> = 4.5 V, V <sub>(BOOT-SW)</sub> = 4.5 V		15.9		mΩ
R <sub>ds(on)_l</sub>	Low-side switch resistance	T <sub>A</sub> = 25°C, V <sub>(VIN)</sub> = 12 V		6.1		mΩ
		T <sub>A</sub> = 25°C, V <sub>(VIN)</sub> = 4.5 V		6.9		mΩ
	BOOT UVLO Falling			2.2	2.6	V
CURRENT LIMIT						
I <sub>oc_HS_pk</sub>	High-side peak current limit		10.8	12.9	15	A
I <sub>oc_LS_snk</sub>	Low-side sinking current limit			−3.4		A
I <sub>oc_LS_src</sub>	Low-side sourcing current limit		9.3	11.4	13.6	A

**Electrical Characteristics (continued)**
 $T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ,  $V_{IN} = 4.5\text{ V}$  to  $17\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>RT/CLK</b>						
$V_{IH}$	Logic high input voltage		2			V
$V_{IL}$	Logic low input voltage				0.8	V
<b>PGOOD</b>						
Power good threshold		$V_{(FB)}$ rising (fault)		108%		
		$V_{(FB)}$ falling (good)		106%		
		$V_{(FB)}$ rising (good)		91%		
		$V_{(FB)}$ falling (fault)		89%		
$I_{pg\_lkg}$	Leakage current when pulled high	$V_{(PGOOD)} = 5\text{ V}$		5		nA
$V_{pg\_low}$	PGOOD voltage when pulled low	$I_{(PGOOD)} = 2\text{ mA}$			0.3	V
	Minimum $V_{IN}$ for valid output	$V_{(PGOOD)} < 0.5\text{ V}$ , $I_{(PGOOD)} = 4\text{ mA}$		0.7	1	V
<b>Thermal protection</b>						
$T_{TRIP}$	Thermal protection trip point	Temperature Rising		170		$^{\circ}\text{C}$
$T_{HYST}$	Thermal protection hysteresis			15		$^{\circ}\text{C}$

## 6.6 Switching Characteristics

 $T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ,  $V_{(VIN)} = 4.5\text{ V}$  to  $17\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>EN</b>						
	EN to start of switching			135		$\mu\text{s}$
<b>PGOOD</b>						
	Deglitch time PGOOD going high			272		Cycles
	Deglitch time PGOOD going low			16		Cycles
<b>SW</b>						
ton_min	Minimum on time	Measured at 50% to 50% of $V_{IN}$ , $L = 0.68\text{ }\mu\text{H}$ , $I_{OUT} = 0.1\text{ A}$		95		ns
toff_min	Minimum off time <sup>(1)</sup>	$V_{(BOOT-SW)} \geq 2.6\text{ V}$			0	ns
<b>RT/CLK</b>						
fsw_min	Minimum switching frequency (RT mode)	$R_{(RT/CLK)} = 250\text{ k}\Omega$		200		kHz
	Switching frequency (RT mode)	$R_{(RT/CLK)} = 100\text{ k}\Omega$	450	500	550	kHz
fsw_max	Maximum switching frequency (RT mode)	$R_{(RT/CLK)} = 30.1\text{ k}\Omega$		1.6		MHz
fsw_clk	Switching frequency synchronization range (PLL mode)		200		1600	kHz
	RT/CLK falling edge to SW rising edge delay (PLL mode)	Measure at 500kHz with RT resistor in series with RT/CLK		70		ns
<b>HICCUP</b>						
	Wait time before hiccup			512		Cycles
	Hiccup time before restart			16384		Cycles

(1) Specified by design.

## 6.7 Timing Requirements

 $T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ,  $V_{(VIN)} = 4.5\text{ V}$  to  $17\text{ V}$  (unless otherwise noted)

		MIN	NOM	MAX	UNIT
<b>RT/CLK</b>					
	Minimum synchronization signal pulse width (PLL mode)			35	ns

## 6.8 Typical Characteristics




FIG 1. Efficiency for 9 V Input to 1 V Output




FIG 2. Efficiency for 12 V Input to 1.5 V and 0.8 V Output




FIG 3. Efficiency for 12 V Input to 3.3 V Output




FIG 4. VIN Pin Nonswitching Supply Current vs Junction Temperature




FIG 5. VIN Pin Shutdown Current vs Junction Temperature




FIG 6. EN Pin Voltage Threshold vs Junction Temperature



## Typical Characteristics (continued)




Figure 7. EN Pin Current vs Junction Temperature




Figure 8. Regulated FB Voltage vs Junction Temperature




Figure 9. MOSFET Rds(on) vs Junction Temperature




Figure 10. Error Amplifier Transconductance vs Junction Temperature




Figure 11. COMP to SW Transconductance vs Junction Temperature




Figure 12. SS/TRK Current vs Junction Temperature

## Typical Characteristics (continued)




FIG 13. SS/TRK to FB Offset vs Junction Temperature




FIG 14. FB voltage vs SS/TRK Voltage




FIG 15. High-side Peak Current Limit vs Junction Temperature




FIG 16. PGOOD Thresholds vs Junction Temperature




FIG 17. PGOOD Leakage Current vs Junction Temperature






FIG 18. Minimum on-time vs Ambient Temperature

## Typical Characteristics (continued)



$R_{(RT/CLK)} = 100 \text{ k}\Omega$

Figure 19. Switching Frequency vs Junction Temperature (500 kHz)



$R_{(RT/CLK)} = 30.1 \text{ k}\Omega$

Figure 20. Switching Frequency vs Junction Temperature (1600 kHz)




Figure 21. Switching Frequency vs RT/CLK Resistor (Low Range)




Figure 22. Switching Frequency vs RT/CLK Resistor (High Range)

## 7 Detailed Description

### 7.1 Overview

The TPS54824 is a 17-V, 8-A, synchronous step-down (buck) converter with two integrated n-channel MOSFETs. To improve performance during line and load transients the device implements a constant frequency, peak current mode control which also simplifies external frequency compensation. The wide switching frequency of 200 kHz to 1600 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The TPS54824 also has an internal phase lock loop (PLL) connected to the RT/CLK pin that can be used to synchronize the switching cycle to the falling edge of an external system clock.


The integrated MOSFETs allow for high efficiency power supply designs with continuous output currents up to 8 amperes. The MOSFETs have been sized to optimize efficiency for lower duty cycle applications. The device reduces the external component count by integrating a bootstrap recharge circuit. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BOOT and SW pins. The BOOT capacitor voltage is monitored by a BOOT to SW UVLO (BOOT-SW UVLO) circuit allowing SW pin to be pulled low to recharge the BOOT capacitor. The device can operate at 100% duty cycle as long as the BOOT capacitor voltage is higher than the preset BOOT-SW UVLO threshold which is typically 2.2 V.

The TPS54824 has been designed for safe monotonic startup into pre-biased loads. The default start up is when VIN is typically 4.1 V. The EN pin has an internal pull-up current source that can be used to adjust the input voltage under voltage lockout (UVLO) with two external resistors. In addition, the internal pull-up current of the EN pin allows the device to operate with the EN pin floating. The operating current for the TPS54824 is typically 580  $\mu$ A when not switching and under no load. When the device is disabled, the supply current is typically 3  $\mu$ A.

The SS/TRK (soft start/tracking) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor or resistor divider should be coupled to the pin for soft start or critical power supply sequencing requirements. The output voltage can be stepped down to as low as the 0.6 V voltage reference ( $V_{REF}$ ). The device has a power good comparator (PGOOD) with hysteresis which monitors the output voltage through the FB pin. The PGOOD pin is an open drain MOSFET which is pulled low when the FB pin voltage is less than 89% or greater than 108% of the reference voltage  $V_{REF}$  and asserts high when the FB pin voltage is 91% to 106% of  $V_{REF}$ .

The device is protected from output overvoltage, overload and thermal fault conditions. The device minimizes excessive output overvoltage transients by taking advantage of the overvoltage circuit power good comparator. When the overvoltage comparator is activated, the high-side MOSFET is turned off and prevented from turning on until the FB pin voltage is lower than 106% of the  $V_{REF}$ . The device implements both high-side MOSFET over current protection and bidirectional low-side MOSFET over current protections which help control the inductor current and avoid current runaway. The device also shuts down if the junction temperature is higher than thermal shutdown trip point. The device is restarted under control of the soft start circuit automatically when the junction temperature drops 15°C typically below the thermal shutdown trip point.

## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 7.3 Feature Description

### 7.3.1 Fixed Frequency PWM Control

The device uses an adjustable fixed frequency, peak current mode control. The output voltage is compared through external resistors on the FB pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is converted into a current reference which compares to the high-side power switch current. When the power switch current reaches current reference generated by the COMP voltage level the high-side power switch is turned off and the low-side power switch is turned on.

The device adds an internal slope compensation ramp to prevent subharmonic oscillations. The peak inductor current limit remains constant over the full duty cycle range.

### 7.3.2 Continuous Conduction Mode Operation (CCM)

As a synchronous buck converter, the device works in CCM (Continuous Conduction Mode) under all load conditions.


## Feature Description (continued)

### 7.3.3 VIN Pins and VIN UVLO

The VIN pin voltage supplies the internal control circuits of the device and provides the input voltage to the power converter system. The input voltage for VIN can range from 4.5 V to 17 V. The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 200 mV. A voltage divider connected to the EN pin can adjust the input voltage UVLO appropriately. See [Enable and Adjustable UVLO](#) for more details.

### 7.3.4 Voltage Reference and Adjusting the Output Voltage

The voltage reference system produces a precise  $\pm 0.85\%$ , 0.6 V voltage reference over temperature by scaling the output of a temperature stable band gap circuit. The output voltage is set with a resistor divider from the output ( $V_{OUT}$ ) to the FB pin shown in [Figure 23](#). It is recommended to use 1% tolerance or better divider resistors. Start with a fixed value for the bottom resistor in the divider, typically 10 k $\Omega$ , then use [Equation 1](#) to calculate the top resistor in the divider. To improve efficiency at light loads consider using larger value resistors. If the values are too high the regulator is more susceptible to noise and voltage errors from the FB input current are noticeable. The minimum output voltage and maximum output voltage can be limited by the minimum on time of the high side MOSFET and bootstrap voltage (BOOT-SW voltage) respectively.



Copyright © 2016, Texas Instruments Incorporated

**Figure 23. FB Resistor Divider**

$$R_{FBT} = R_{FBB} \times \left( \frac{V_{OUT}}{V_{REF}} - 1 \right) \quad (1)$$

### 7.3.5 Error Amplifier

The device uses a transconductance error amplifier. The error amplifier compares the FB pin voltage to the lower of the SS/TRK pin voltage or the internal 0.6-V voltage reference. The transconductance of the error amplifier is 1100  $\mu\text{A/V}$ . The frequency compensation network is connected between the COMP pin and ground.


When operating at current limit the COMP pin voltage is clamped to a maximum level to improve response when the load current decreases. When FB is greater than the internal voltage reference or SS/TRK the COMP pin voltage is clamped to a minimum level and the device enters a high-side skip mode.

### 7.3.6 Enable and Adjustable UVLO

The EN pin provides on/off control of the device. Once the EN pin voltage exceeds its threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low operating current state. The EN pin has an internal pull-up current source,  $I_p$ , allowing the user to float the EN pin for enabling the device. If an application requires controlling the EN pin, an open drain or open collector output logic can be interfaced with the pin.

## Feature Description (continued)

An external resistor divider can be added from VIN to the EN pin for adjustable UVLO and hysteresis as shown in 24. The EN pin has a small pull-up current  $I_p$  which sets the default state of the pin to enable when no external components are connected. The pull-up current is also used to control the voltage hysteresis for the UVLO function since it increases by  $I_h$  once the EN pin crosses the enable threshold. The UVLO thresholds can be calculated using 2 and 3. When using the adjustable UVLO function, 500 mV or greater hysteresis is recommended.



Copyright © 2016, Texas Instruments Incorporated

24. Adjustable UVLO Using EN

$$R_{ENT} = \frac{V_{START} \times \left( \frac{V_{ENFALLING}}{V_{ENRISING}} \right) - V_{STOP}}{I_p \times \left( 1 - \frac{V_{ENFALLING}}{V_{ENRISING}} \right) + I_h} \quad (2)$$

$$R_{ENB} = \frac{R_{ENT} \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R_{ENT} \times (I_p + I_h)} \quad (3)$$

### 7.3.7 Soft Start and Tracking

The TPS54824 regulates to the SS/TRK pin while its voltage is lower than the internal reference to implement soft start. A capacitor on the SS/TRK pin to ground sets the soft start time. The SS/TRK pin has an internal pull-up current source of 5  $\mu$ A that charges the external soft start capacitor. 4 calculates the required soft start capacitor value. The FB voltage will follow the SS/TRK pin voltage with a 25 mV offset up to 90% of the internal voltage reference. When the SS/TRK voltage is greater than 90% of the internal reference voltage the offset increases as the effective system reference transitions from the SS/TRK voltage to the internal voltage reference.

$$C_{SS} \text{ (nF)} = \frac{I_{SS} \text{ (}\mu\text{A)} \times t_{SS} \text{ (ms)}}{V_{REF} \text{ (V)}} = 8.3 \times t_{SS} \text{ (ms)} \quad (4)$$

If during normal operation, VIN goes below the UVLO, EN pin pulled below 1.15 V, or a thermal shutdown event occurs, the TPS54824 stops switching and the SS/TRK pin floats. When the VIN goes above UVLO, EN goes above 1.20 V, or a thermal shutdown is exited, the SS/TRK pin is discharged to near ground before reinitiating a powering up sequence.

## Feature Description (continued)

When the COMP pin voltage is clamped by the maximum COMP clamp in an overload condition the SS/TRK pin is discharged to near the FB voltage. When the overload condition is removed, the soft-start circuit controls the recovery from the fault output level to the nominal output regulation voltage. At the beginning of recovery a spike in the output voltage may occur while the COMP voltage transitions from the maximum clamp to the value determined by the loop.

### 7.3.8 Safe Start-up into Pre-Biased Outputs

The device has been designed to prevent the low-side MOSFET from discharging a pre-biased output. During monotonic pre-biased startup, the low-side MOSFET is not allowed to sink current until the SS/TRK pin voltage is higher than the FB pin voltage and the high-side MOSFET begins to switch. The one exception is if the BOOT-SW voltage is below the UVLO threshold. While in BOOT-SW UVLO, the low-side MOSFET is allowed to turn on to charge the BOOT capacitor. The low-side MOSFET reverse current protection provides another layer of protection for the device after the high-side MOSFET begins to switch.

### 7.3.9 Power Good

The PGOOD pin is an open-drain output requiring an external pull-up resistor to output a high signal. Once the FB pin is between 91% and 106% of the internal voltage reference and SS/TRK is greater than 0.75 V, after a 272 cycle deglitch time the PGOOD pin is de-asserted and the pin floats. A pull-up resistor between the values of 10 k $\Omega$  and 100 k $\Omega$  to a voltage source that is 6.5 V or less is recommended. PGOOD is in a defined state once the VIN input voltage is greater than 1 V but with reduced current sinking capability.

When the FB is lower than 89% or greater than 108% of the nominal internal reference voltage, after a 16 cycle deglitch time the PGOOD pin is pulled low. PGOOD is immediately pulled low if VIN falls below its UVLO, EN pin is pulled low or the TPS54824 enters thermal shutdown.




## Feature Description (continued)

### 7.3.10 Sequencing (SS/TRK)


Many of the common power supply sequencing methods can be implemented using the SS/TRK, EN and PGOOD pins.

The sequential method is illustrated in [Figure 25](#) using two TPS54824 or similar devices. The power good of the first device is coupled to the EN pin of the second device which enables the second power supply once the primary supply reaches regulation.

[Figure 26](#) shows the method implementing ratiometric sequencing by connecting the SS/TRK pins of two devices together. The regulator outputs ramp up and reach regulation at the same time. When calculating the soft-start time the current source must be doubled in [Equation 4](#).



**Figure 25. Sequential Start-Up Sequence**



**Figure 26. Ratiometric Start-Up Sequence**

## Feature Description (continued)

Ratiometric and simultaneous power supply sequencing can be implemented by connecting the resistor network of  $R_{TRT}$  and  $R_{TRB}$  shown in [Figure 27](#) to the output of the power supply that needs to be tracked or another voltage reference source. Using [Equation 6](#) and [Equation 7](#), the tracking resistors can be calculated to initiate the  $V_{OUT2}$  slightly before, after or at the same time as  $V_{OUT1}$ . [Equation 5](#) is the voltage difference between  $V_{OUT1}$  and  $V_{OUT2}$ .

To design a ratiometric start-up in which the  $V_{OUT2}$  voltage is slightly greater than the  $V_{OUT1}$  voltage when  $V_{OUT2}$  reaches regulation, use a negative number in [Equation 6](#) and [Equation 7](#) for  $\Delta V$ . [Equation 5](#) results in a positive number for applications where the  $V_{OUT2}$  is slightly lower than  $V_{OUT1}$  when  $V_{OUT2}$  regulation is achieved.

The  $\Delta V$  variable is zero volts for simultaneous sequencing. To minimize the effect of the inherent SS/TRK to FB offset ( $V_{ssoffset} = 25\text{ mV}$ ) in the soft-start circuit and the offset created by the pull-up current source ( $I_{ss} = 5\text{ }\mu\text{A}$ ) and tracking resistors, the  $V_{ssoffset}$  and  $I_{ss}$  are included as variables in the equations.


To ensure proper operation of the device, the calculated  $R_{TRT}$  value from [Equation 6](#) must be greater than the value calculated in [Equation 8](#).

$$\Delta V = V_{OUT1} - V_{OUT2} \quad (5)$$

$$R_{TRT} = \frac{V_{OUT2} + \Delta V}{V_{REF}} \times \frac{V_{ssoffset}}{I_{ss}} \quad (6)$$

$$R_{TRB} = \frac{V_{REF} \times R_{TRT}}{V_{OUT2} + \Delta V - V_{REF}} \quad (7)$$

$$R_{TRT} > 2800 \times V_{OUT1} - 180 \times \Delta V \quad (8)$$



**Figure 27. Ratiometric and Simultaneous Start-Up Sequence**

## Feature Description (continued)

### 7.3.11 Adjustable Switching Frequency (RT Mode)

In RT mode, a resistor (RT resistor) is connected between the RT/CLK pin and AGND. The switching frequency of the device is adjustable from 200 kHz to 1600 kHz by placing a maximum of 250 kΩ and minimum of 30.1 kΩ respectively. To determine the RT resistance for a given switching frequency, use 式 9. To reduce the solution size one would set the switching frequency as high as possible, but tradeoffs of the supply efficiency and minimum controllable on-time should be considered. 式 10 can be used to calculate the switching frequency for a given RT resistance.

$$RT(k\Omega) = 58650 \times f_{SW}(kHz)^{-1.028} \quad (9)$$

$$f_{SW}(kHz) = 43660 \times RT(k\Omega)^{-0.973} \quad (10)$$

### 7.3.12 Synchronization (CLK Mode)

An internal Phase Locked Loop (PLL) has been implemented to allow synchronization from 200 kHz to 1600 kHz, and to easily switch from RT mode to CLK mode. To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle from 20% to 80%. The clock signal amplitude must transition lower than 0.8 V and higher than 2 V. The start of the switching cycle is synchronized to the falling edge of the RT/CLK pin.

In applications where both RT mode and CLK mode are needed, the device can be configured as shown in 図 28. Before the external clock is present, the device works in RT mode and the switching frequency is set by RT resistor. When the external clock is present, the CLK mode overrides the RT mode. The first time the SYNC pin is pulled above the RT/CLK high threshold (2 V), the device switches from the RT mode to the CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock.

If the input clock goes away the internal clock frequency begins to drop and after 10 μs without a clock the device returns to RT mode. Output undershoot while the switching frequency drops can occur. Output overshoot can also occur when the switching frequency steps back up to the RT mode frequency. A high impedance tri-state buffer as shown in 図 30 is recommended for best performance during the transition from CLK mode to RT mode because it minimizes the loading on the RT/CLK pin allowing faster transition back to RT mode. 図 31 shows the typical performance for the transition from RT mode to CLK mode then back to RT mode. A series RC circuit as shown in 図 29 can also be used to interface the RT/CLK pin but the capacitive load slows down the transition back to RT mode. The series RC circuit is not recommended if the transition from CLK mode to RT mode is important.




図 28. Simplified Circuit When Using Both RT Mode and CLK Mode      図 29. Interfacing to the RT/CLK Pin with Series RC

## Feature Description (continued)




图 30. Interfacing to the RT/CLK Pin with Buffer




图 31. RT to CLK to RT Transition with Buffer

### 7.3.13 Bootstrap Voltage and 100% Duty Cycle Operation (BOOT)

The device provides an integrated bootstrap voltage regulator. A small capacitor between the BOOT and SW pins provides the gate drive voltage for the high side MOSFET. The BOOT capacitor is refreshed when the low-side MOSFET is on. The recommended value of the BOOT capacitor is 0.1  $\mu\text{F}$ . A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended for stable performance over temperature and voltage.

When operating with a low voltage difference from input to output, the high side MOSFET of the device will operate at 100% duty cycle as long as the BOOT to SW pin voltage is greater than 2.2 V. The device will begin to transition to 100% duty cycle operation when the high-side MOSFET off-time is less than 100 ns typical. When the voltage from BOOT to SW drops below 2.2 V, the high-side MOSFET is turned off due to BOOT UVLO and the low side MOSFET pulls SW low to recharge the BOOT capacitor. When operating at 100% duty cycle the high-side MOSFET can remain on for many switching cycles before the MOSFET is turned off to refresh the capacitor because the gate drive current sourced by the BOOT capacitor is small. The effective switching frequency reduced and the effective maximum duty cycle of the switching regulator is near 100%. The output voltage of the converter during dropout is mainly influenced by the voltage drops across the power MOSFET, the inductor resistance, and the printed circuit board resistance.

### 7.3.14 Output Overvoltage Protection (OVP)

The TPS54824 incorporates an output overvoltage protection (OVP) circuit to minimize output voltage overshoot. The OVP feature minimizes the overshoot by comparing the FB pin voltage to the OVP threshold. The OVP threshold is the same as the 108% PGOOD threshold. If the FB pin voltage is greater than the OVP threshold the high-side MOSFET is turned off preventing current from flowing to the output and minimizing output overshoot. When the high-side MOSFET turns off, the low-side MOSFET turns on and the current in the inductor discharges. The output voltage can overshoot the OVP threshold as the current in the inductor discharges to 0 A. When the FB voltage drops lower than the 106% PGOOD threshold, the high-side MOSFET is allowed to turn on at the next clock cycle.

### 7.3.15 Overcurrent Protection

The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the high-side MOSFET and the low-side MOSFET. In an extended overcurrent condition the device will enter hiccup to reduce power dissipation.

## Feature Description (continued)

### 7.3.15.1 High-side MOSFET Overcurrent Protection

The device implements current mode control which uses the COMP pin voltage to control the turnoff of the high-side MOSFET and the turnon of the low-side MOSFET on a cycle-by-cycle basis. Each cycle the switch current and the current reference generated by the COMP pin voltage are compared, when the peak switch current intersects the current reference the high-side switch is turned off. The maximum peak switch current through the high-side MOSFET for overcurrent protection is done by limiting the current reference internally. If the peak current required to regulate the output is greater than the internal limit, the output voltage is pulled low and the error amplifier responds by driving the COMP pin high. The maximum COMP voltage is then clamped by an internal COMP clamp circuit. If the COMP voltage is clamped high for more than the hiccup wait time of 512 switching cycles, the device will shut down itself and restart after the hiccup time of 16384 cycles.

### 7.3.15.2 Low-side MOSFET Overcurrent Protection

While the low-side MOSFET is turned on the current through it is monitored. During normal operation the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is exceeded the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET is turned on again when the low-side current is below the low-side sourcing current limit at the start of a cycle. The low-side sourcing current limit prevents current runaway.

The low-side MOSFET may also sink current from the load. If the low-side sinking current limit is exceeded the low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario both MOSFETs are off until the start of the next cycle. If the low-side MOSFET turns off due to sinking current limit protection, the low-side MOSFET can only turn on again after the high-side MOSFET turns on then off or if the device enters BOOT UVLO.

## 7.4 Device Functional Modes

The EN pin and a VIN UVLO is used to control turn on and turn off of the TPS54824. The device becomes active when  $V_{(VIN)}$  exceeds the 4.1 V typical UVLO and when  $V_{(EN)}$  exceeds 1.20 V typical. The EN pin has an internal current source to enable the output when the EN pin is left floating. If the EN pin is pulled low the device is put into a low quiescent current state.

## 8 Application and Implementation


### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS54824 is a synchronous buck converter designed for 4.5 V to 17 V input and 8-A load. This procedure illustrates the design of a high-frequency switching regulator using ceramic output capacitors. Alternatively the WEBENCH® software can be used to generate a complete design. The WEBENCH® software uses an interactive design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

### 8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

图 32. TPS54824 4.5-V to 15-V Input, 1.8-V Output Converter Application Schematic

#### 8.2.1 Design Requirements

For this design example, use the parameters shown in 表 1.

表 1. Design Parameters

PARAMETER	EXAMPLE VALUE
Input voltage range ( $V_{IN}$ )	4.5 to 15 V, 12 V Nominal
Output voltage ( $V_{OUT}$ )	1.8 V
Transient response	+/- 4%, +/- 72 mV
Output ripple voltage	0.5%, 9 mV
Output current rating ( $I_{OUT}$ )	8 A
Operating frequency ( $f_{SW}$ )	700 kHz

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Switching Frequency

The first step is to decide on a switching frequency for the converter. It is capable of running from 200 kHz to 1.6 MHz. Typically the highest switching frequency possible is desired because it will produce the smallest solution size. A high switching frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. The main trade off made with selecting a higher switching frequency is extra switching power loss, which hurt the converter's efficiency.

The maximum switching frequency for a given application is limited by the minimum on-time of the converter and is estimated with 式 11. Using a maximum minimum on-time of 150 ns for the TPS54824 and 15 V maximum input voltage for this application, the maximum switching frequency is 800 kHz. Considering the 10% tolerance of the switching frequency, a switching frequency of 700 kHz was selected. 式 12 calculates R7 to be 69.7 kΩ. A standard 1% 69.8 kΩ value was chosen in the design.

$$f_{sw}(\text{max}) = \frac{1}{t_{onmin}} \times \frac{V_{OUT}}{V_{IN}(\text{max})} \quad (11)$$

$$RT(\text{k}\Omega) = 58650 \times f_{sw}(\text{kHz})^{-1.028} \quad (12)$$

### 8.2.2.2 Output Inductor Selection

To calculate the value of the output inductor, use 式 13.  $K_{IND}$  is a ratio that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. Additionally with current mode control the sensed inductor current ripple is used in the PWM modulator. Choosing small inductor ripple currents can degrade the transient response performance or introduce jitter in the duty cycle. The inductor ripple,  $K_{IND}$  is normally from 0.2 to 0.4 for the majority of applications giving a peak to peak ripple current range of 1.6 A to 3.2 A. For applications requiring operation near the minimum on-time, with on-times less than 200 ns, the target Iripple must be 2.4 A or larger. For other applications the target Iripple should be 0.8 A or larger.

For this design example,  $K_{IND} = 0.3$  is used and the inductor value is calculated to be 0.94 μH. The next standard value 1 μH is selected. It is important that the RMS current and saturation current ratings of the inductor not be exceeded. The RMS and peak inductor current can be found from 式 15 and 式 16. For this design, the RMS inductor current is 8.0 A and the peak inductor current is 9.1 A. The chosen inductor is a Cytotec CMLE063T-1R0MS. It has a saturation current rating of 16.0 A (30% inductance loss) and a RMS current rating of 16.0 A (40 °C temperature rise). The DC series resistance is 5.6 mΩ typical.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated in 式 16. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify the ratings of the inductor based on the switch current limit rather than the steady-state peak inductor current.

$$L1 = \frac{V_{inmax} - V_{out}}{I_o \times K_{IND}} \times \frac{V_{out}}{V_{inmax} \times f_{sw}} \quad (13)$$

$$I_{ripple} = \frac{V_{inmax} - V_{out}}{L1} \times \frac{V_{out}}{V_{inmax} \times f_{sw}} \quad (14)$$

$$I_{Lrms} = \sqrt{I_o^2 + \frac{1}{12} \times \left( \frac{V_o \times (V_{inmax} - V_o)}{V_{inmax} \times L1 \times f_{sw}} \right)^2} \quad (15)$$



$$I_{Lpeak} = I_{out} + \frac{I_{ripple}}{2} \quad (16)$$

### 8.2.2.3 Output Capacitor

There are two primary considerations for selecting the value of the output capacitor. The output voltage ripple and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these two criteria.

The desired response to a large change in the load current is the first criteria and is typically the most stringent. The output capacitor supplies or absorbs charge until the regulator responds to the load step. The regulator does not respond immediately to a large, fast increase or decrease in load current. A regulator usually needs two or more clock cycles for the control loop to sense the change in output voltage then adjust the peak switch current in response to the change in load. As an estimation, the output capacitance must be large enough to supply the difference in current for 2 clock cycles to maintain the output voltage within the specified range. At higher switching frequencies the fastest response time is limited to about 2  $\mu$ s. 式 17 shows the minimum output capacitance necessary, where  $\Delta I_{OUT}$  is the change in output current,  $t_{response}$  is the regulator's estimated response time and  $\Delta V_{OUT}$  is the allowable change in the output voltage. The maximum of  $2/f_{sw}$  or 2  $\mu$ s should be used for the response time in the output capacitance calculation. The response to a transient load also depends on the loop compensation and slew rate of the transient load. This calculation assumes the loop compensation is designed for the output filter with the equations later on in this procedure.

For this example, the transient load response is specified as a 4% change in  $V_{OUT}$  for a load step of 4 A. Therefore,  $\Delta I_{OUT}$  is 4 A and  $\Delta V_{OUT}$  is 72 mV. Using these numbers with a 2.9  $\mu$ s response time gives a target capacitance of 159  $\mu$ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the effect of the ESR can be small enough to be ignored. Aluminum electrolytic and tantalum capacitors have higher ESR that must be considered for load step response.

式 18 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where  $f_{sw}$  is the switching frequency,  $V_{ripple}$  is the maximum allowable output voltage ripple, and  $I_{ripple}$  is the inductor ripple current. In this case, the target maximum output voltage ripple is 9 mV. Under this requirement, 式 18 yields 46  $\mu$ F.

$$C_o > t_{response} \times \frac{\Delta I_{out}}{\Delta V_{out}} \quad (17)$$

$$C_o > \frac{1}{8 \times f_{sw}} \times \frac{1}{\frac{V_{ripple}}{I_{ripple}}} \quad (18)$$

Where:

- $\Delta I_{OUT}$  is the change in output current
- $\Delta V_{OUT}$  is the allowable change in the output voltage
- $f_{sw}$  is the regulators switching frequency

式 19 calculates the maximum combined ESR the output capacitors can have to meet the output voltage ripple specification and this shows the ESR should be less than 4 m $\Omega$ . In this case ceramic capacitors will be used and the combined ESR of the ceramic capacitors in parallel is much less than 4 m $\Omega$ . Capacitors also have limits to the amount of ripple current they can handle without producing excess heat and failing. An output capacitor that can support the inductor ripple current must be specified. Capacitor datasheets specify the RMS (Root Mean Square) value of the maximum ripple current. 式 20 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, 式 20 yields 660 mA and the ceramic capacitors used in this design will have a ripple current rating much higher than this.

$$Resr < \frac{V_{ripple}}{I_{ripple}} \quad (19)$$



$$I_{\text{corms}} = \frac{V_{\text{out}} \times (V_{\text{inmax}} - V_{\text{out}})}{\sqrt{12} \times V_{\text{inmax}} \times L1 \times f_{\text{sw}}} \quad (20)$$

X5R and X7R ceramic dielectrics or similar should be selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias and AC voltage derating taken into account. The derated capacitance value of a ceramic capacitor due to DC voltage bias and AC RMS voltage is usually found on the manufacturer's website. For this application example, four 47  $\mu\text{F}$  6.3 V 1206 X5R ceramic capacitors each with 3 m $\Omega$  of ESR are used. The estimated capacitance after derating using the capacitor manufacturer's website is 29  $\mu\text{F}$  each. With 4 parallel capacitors the total output capacitance is 116  $\mu\text{F}$  and the ESR is 0.7 m $\Omega$ . The effective capacitance used is less than originally calculated above because testing the real circuit on the bench showed that less capacitance was required to achieve the desired response.

#### 8.2.2.4 Input Capacitor

The TPS54824 requires input decoupling ceramic capacitors type X5R, X7R or similar from VIN to PGND placed as close as possible to the IC. At least 4.7  $\mu\text{F}$  of effective capacitance is required and some applications may require a bulk capacitance. A 0.1  $\mu\text{F}$  capacitor must be placed by both VIN pins 2 and 11 to provide high frequency bypass to reduce overshoot and ringing on VIN and SW. The additional bypass capacitance can be placed near either pin. The effective capacitance must include any DC voltage bias and AC voltage effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum RMS input current of the TPS54824. The RMS input current can be calculated using 式 21.

For this example design, a ceramic capacitor with at least a 25 V voltage rating is required to support the maximum input voltage. Two 10  $\mu\text{F}$  1206 X5R 35 V and two 0.1  $\mu\text{F}$  0603 X7R 25 V capacitors in parallel has been selected to be placed on both sides of the IC near both VIN pins to PGND pins. Based on the capacitor manufacturer's website, the total ceramic input capacitance derates to 5.6  $\mu\text{F}$  at the nominal input voltage of 12 V. A 100  $\mu\text{F}$  bulk capacitance is also used in this circuit to bypass long leads when connected a lab bench top power supply.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using 式 22. The maximum input ripple occurs when operating nearest to 50% duty cycle. Using the nominal design example values of  $I_{\text{outmax}} = 8 \text{ A}$ ,  $C_{\text{in}} = 5.6 \mu\text{F}$ , and  $f_{\text{sw}} = 700 \text{ kHz}$ , the input voltage ripple with the 12 V nominal input is 260 mV and the RMS input ripple current with the 4.5 V minimum input is 3.0 A.

$$I_{\text{cirms}} = I_{\text{out}} \times \sqrt{\frac{V_{\text{out}}}{V_{\text{inmin}}} \times \frac{(V_{\text{inmin}} - V_{\text{out}})}{V_{\text{inmin}}}} \quad (21)$$

$$\Delta V_{\text{in}} = \frac{I_{\text{outmax}} \times \left(1 - \frac{V_{\text{out}}}{V_{\text{in}}}\right) \times \frac{V_{\text{out}}}{V_{\text{in}}}}{C_{\text{in}} \times f_{\text{sw}}} \quad (22)$$

#### 8.2.2.5 Output Voltage Resistors Selection

The output voltage is set with a resistor divider created by R8 ( $R_{\text{FBT}}$ ) and R6 ( $R_{\text{FBB}}$ ) from the output node to the FB pin. It is recommended to use 1% tolerance or better resistors. For this example design, 6.04 k $\Omega$  was selected for R8. Using 式 23, R6 is calculated as 12.08 k $\Omega$ . The nearest standard 1% resistor is 12.1 k $\Omega$ .

$$R_{\text{FBT}} = R_{\text{FBB}} \times \left(\frac{V_{\text{OUT}}}{V_{\text{REF}}} - 1\right) \quad (23)$$

### 8.2.2.6 Soft-start Capacitor Selection

The soft-start capacitor determines the amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS54824 reach its current limit or cause the input voltage rail to sag due to excessive current draw from the input power supply. Limiting the output voltage slew rate solves both of these problems. The soft-start capacitor value can be calculated using 式 24. For the example circuit, the soft-start time is not too critical since the output capacitor value is  $4 \times 47 \mu\text{F}$  which does not require much current to charge to 1.8 V. The example circuit has the soft-start time set to an arbitrary value of 1 ms which requires a 8.2-nF capacitor.

$$C_{SS}(\text{nF}) = \frac{I_{SS}(\mu\text{A}) \times t_{SS}(\text{ms})}{V_{REF}(\text{V})} = 8.3 \times t_{SS}(\text{ms}) \quad (24)$$

### 8.2.2.7 Undervoltage Lockout Set Point

The Undervoltage Lockout (UVLO) is adjusted using the external voltage divider network of R2 ( $R_{ENT}$ ) and R9 ( $R_{ENB}$ ). The UVLO has two thresholds; one for power up when the input voltage is rising and one for power-down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 4.5 V (UVLO start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below 4.0 V (UVLO stop or disable). 式 2 and 式 3 can be used to calculate the values for the upper and lower resistor values. For the voltages specified, the standard resistor value used for R2 is 86.6 k $\Omega$  and for R4 is 30.9 k $\Omega$ .

### 8.2.2.8 Bootstrap Capacitor Selection

A 0.1- $\mu\text{F}$  ceramic capacitor must be connected between the BOOT to SW pin for proper operation. A 1  $\Omega$  to 5.6  $\Omega$  resistor can be added in series with the BOOT capacitor to slow down the turn on of the high-side MOSFET. This can reduce voltage spikes on the SW node with the trade off of more power loss and lower efficiency.

### 8.2.2.9 PGOOD Pull-up Resistor

A 100 k $\Omega$  resistor is used to pull-up the power good signal when FB conditions are met. The pull-up voltage source must be less than the 6.5 V absolute maximum of the PGOOD pin.

### 8.2.2.10 Compensation

There are several methods used to compensate DC - DC regulators. The method presented here is easy to calculate and ignores the effects of the slope compensation internal to the device. Because the slope compensation is ignored, the actual cross-over frequency will usually be lower than the cross-over frequency used in the calculations. This method assumes the cross-over frequency is between the modulator pole and the ESR zero and the ESR zero is at least 10 times greater the modulator pole. This is the case when using low ESR output capacitors. Use the WEBENCH<sup>®</sup> software for more accurate loop compensation. These tools include a more comprehensive model of the control loop.

To get started, the modulator pole,  $f_{p\text{mod}}$ , and the ESR zero,  $f_{z1}$  must be calculated using 式 25 and 式 26. For  $C_{out}$ , use a derated value of 116  $\mu\text{F}$  and an ESR of 1 m $\Omega$ . Use equations 式 27 and 式 28, to estimate a starting point for the crossover frequency,  $f_{co}$ , to design the compensation. For the example design,  $f_{p\text{mod}}$  is 6.1 kHz and  $f_{z\text{mod}}$  is 1370 kHz. 式 27 is the geometric mean of the modulator pole and the ESR zero. 式 28 is the mean of modulator pole and one half the switching frequency. 式 27 yields 92 kHz and 式 28 gives 46 kHz. Use the lower value of 式 27 or 式 28 for an initial crossover frequency. Next, the compensation components are calculated. A resistor in series with a capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole.

$$f_{p\text{mod}} = \frac{I_{out\text{max}}}{2 \times \pi \times V_{out} \times C_{out}} \quad (25)$$

$$f_{z\text{mod}} = \frac{1}{2 \times \pi \times R_{esr} \times C_{out}} \quad (26)$$

$$f_{co} = \sqrt{f_p \text{mod} \times f_z \text{mod}} \quad (27)$$

$$f_{co} = \sqrt{f_p \text{mod} \times \frac{f_{sw}}{2}} \quad (28)$$

To determine the compensation resistor, R5, use 式 29. R5 is calculated to be 5.71 kΩ and the closest standard value 5.76 kΩ. Use 式 30 to set the compensation zero to the modulator pole frequency. 式 30 yields 4500 pF for compensating capacitor C18 and the closest standard value is 4700 pF.

$$R_{COMP} = \left( \frac{2 \times \pi \times f_{CO} \times C_{OUT}}{gm_{PS}} \right) \times \left( \frac{V_{OUT}}{V_{REF} \times gm_{EA}} \right) \quad (29)$$

Where:

- Power stage transconductance,  $gm_{PS} = 16 \text{ A/V}$
- $V_{OUT} = 1.8 \text{ V}$
- $V_{REF} = 0.6 \text{ V}$
- Error amplifier transconductance,  $gm_{EA} = 1100 \text{ μA/V}$

$$C_{COMP} = \frac{1}{2 \times \pi \times R_{COMP} \times f_{PMOD}} \quad (30)$$

A compensation pole is implemented using an additional capacitor C17 in parallel with the series combination of R5 and C18. This capacitor is recommended to help filter any noise that may couple to the COMP voltage signal. Use the larger value of 式 31 and 式 32 to calculate the C17 and to set the compensation pole. C17 is calculated to be the largest of 20 pF and 79 pF. The closest standard value is 82 pF.

$$C_{HF} = \frac{C_{OUT} \times R_{ESR}}{R_{COMP}} \quad (31)$$

$$C_{HF} = \frac{1}{\pi \times R_{COMP} \times f_{SW}} \quad (32)$$

This design example uses type III compensation by adding the feed forward capacitor C19 in parallel with the upper feedback resistor. The use of this capacitor for type III compensation is optional. Type III compensation increases the crossover and adds phase boost above what is possible from type II compensation because it places an additional zero/pole pair. This zero/pole pair is not independent. As a result once the zero location is chosen, the pole is fixed as well. The zero is placed 1.5 times above the intended crossover frequency by calculating the value of C19 with 式 33. The calculated value is 190 pF and the closest standard value is 180 pF.

$$C_{FF} = \frac{1}{3 \times \pi \times R_{FBT} \times f_{CO}} \quad (33)$$

The initial compensation based on these calculations is R5 = 5.76 kΩ, C18 = 4700 pF, C17 = 82 pF and C19 = 180 pF. These values yield a stable design but after testing the real circuit these values were changed to target a higher crossover frequency to improve transient response performance. The crossover frequency is increased by increasing the value of R5 and decreasing the value of all 3 compensation capacitors. The final values used in this example are R5 = 9.53 kΩ, C18 = 2200 pF, C17 = 27 pF and C19 = 100 pF.

## 8.2.3 Application Curves




图 33. Efficiency




图 34. Efficiency (Log Scale)




图 35. Load Regulation




图 36. Line Regulation




图 37. Loop Response




图 38. Transient Response




图 39. Output Ripple, No Load




图 40. Output Ripple, Full Load




图 41. Input Voltage Ripple, No Load




图 42. Input Voltage Ripple, Full Load




图 43.  $V_{IN}$  Startup





图 44. EN Startup

**TPS54824**


JAJSCP2A –NOVEMBER 2016–REVISED FEBRUARY 2017

www.tij.co.jp




$R_{LOAD} = 1 \Omega$   $V_{IN} = 12 V$

✎ 45.  $V_{IN}$  Shutdown




$R_{LOAD} = 1 \Omega$

✎ 46. EN Shutdown



$V_{IN} = 12 V$


✎ 47. EN Startup with Pre-biased Output



$V_{IN} = 12 V$

$I_{OUT} = \text{short}$


✎ 48. Output Short Circuit Response



$V_{IN} = 12 V$

$I_{OUT} = \text{short}$

✎ 49. Hiccup Mode Current Limit



$V_{IN} = 12 V$

$I_{OUT} = \text{short removed}$

✎ 50. Hiccup Mode Recovery

## 9 Power Supply Recommendations

The TPS54824 is designed to be powered by a well regulated dc voltage between 4.5 and 17 V. The TPS54824 is a buck converter so the input supply voltage must be greater than the desired output voltage to regulate the output voltage to the desired value. If the input supply voltage is not high enough the output voltage will begin to drop. Input supply current must be appropriate for the desired output current.

## 10 Layout

### 10.1 Layout Guidelines

- VIN and PGND traces should be as wide as possible to reduce trace impedance and improve heat dissipation.
- An input capacitor is required on both VIN pins of the IC and must be placed as close as possible to the IC.
- The PGND trace between the output capacitor and the PGND pin should be as wide as possible to minimize its trace impedance.
- Provide sufficient vias for the input capacitor and output capacitor.
- Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- A separate VOUT path should be connected to the upper feedback resistor.
- Voltage feedback loop should be placed away from the high-voltage switching trace. It is preferable to use ground copper near it as a shield.
- The trace connected to the FB node should be as small as possible to avoid noise coupling.
- Place components connected to the RT/CLK, FB, COMP and SS/TRK pins as close to the IC as possible and minimize traces connected to these pins to avoid noise coupling.
- AGND must be connected to PGND on the PCB. Connect AGND to PGND in a region away from switching currents.

### 10.2 Layout Example

Figure 51 through Figure 54 shows an example PCB layout and the following list provides a description of each layer.

- The top layer has all components and the main traces for VIN, SW, VOUT and PGND. Both VIN pins are bypassed with two input capacitors placed as close as possible to the IC. Multiple vias are placed near the input and output capacitors. The AGND trace is connected to PGND with a wide trace away from the input capacitors to minimize switching noise.
- Midlayer 1 is used to route the BOOT pin to the BOOT-SW capacitor (CBT). The rest of this layer is covered with PGND.
- Midlayer 2 has a wide trace connecting both VIN pins of the IC. It also has a parallel trace for VOUT to minimize trace resistance. The rest of this layer is covered with PGND.
- The bottom layer has the trace connecting the FB resistor divider to VOUT at the point of regulation. PGND is filled into the rest of this layer to aid with thermal performance.

## TPS54824

JAJSCP2A –NOVEMBER 2016–REVISED FEBRUARY 2017

www.tij.co.jp

### Layout Example (continued)




图 51. TPS54824 Layout Top




图 52. TPS54824 Layout Midlayer 1



图 53. TPS54824 Layout Midlayer 2





图 54. TPS54824 Layout Bottom




### 10.3 Alternate Layout Example


Figure 55 through Figure 58 shows an alternate example PCB layout with unsymmetrical placement of the input capacitors and output capacitors. Both VIN pins are still bypassed with an input capacitor placed as close as possible to the IC.




**Figure 55. TPS54824 Alternate Layout Top**



**Figure 56. TPS54824 Alternate Layout Midlayer 1**



**Figure 57. TPS54824 Alternate Layout Midlayer 2**



**Figure 58. TPS54824 Alternate Layout Bottom**

## 11 デバイスおよびドキュメントのサポート

### 11.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E ( Engineer-to-Engineer )* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 11.3 商標

HotRod, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

### 11.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS54824RNV</a>	Active	Production	VQFN-HR (RNV)   18	3000   LARGE T&R	Yes	Call TI   Sn	Level-2-260C-1 YEAR	-40 to 150	54824
TPS54824RNV.R.A	Active	Production	VQFN-HR (RNV)   18	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	54824
TPS54824RNV.R.B	Active	Production	VQFN-HR (RNV)   18	3000   LARGE T&R	-	SN	Level-2-260C-1 YEAR	-40 to 150	54824
<a href="#">TPS54824RNV</a>	Active	Production	VQFN-HR (RNV)   18	250   SMALL T&R	Yes	Call TI   Sn	Level-2-260C-1 YEAR	-40 to 150	54824
TPS54824RNV.T.A	Active	Production	VQFN-HR (RNV)   18	250   SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	54824

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**RNV 18**

## GENERIC PACKAGE VIEW

**VQFN-HR - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4223696-3/A

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated