









TPS53511 JAJSML7B – MARCH 2013 – REVISED AUGUST 2021

# 4.5V~18V 入力、1.5A 降圧レギュレータ、スイッチャ内蔵

# 1 特長

- 1.5A の連続出力電流
- 4.5V~18Vの動作電源電圧範囲
- 2V~18Vの変換電圧範囲
- D-CAP2™ モード制御による高速過渡応答
- 低出力リップルですべて MLCC 出力コンデンサを使用可能
- 軽負荷動作のためのスキップ・モード
- デューティ・サイクルの低いアプリケーション向けに最適化した高効率の FET を内蔵
- 高効率、シャットダウン時電源電流 10µA 未満
- 調整可能なソフトスタート時間
- プリバイアス付きソフト・スタートに対応
- 700kHz のスイッチング周波数
- サイクル単位の過電流制限
- オープン・ドレインのパワー・グッド表示
- ブートストラップ・スイッチ内蔵
- 小型の 3mm × 3mm、16 ピン QFN (RGT) パッケージ

# 2 アプリケーション

- サーバのポイントオブロード
- コンピュータ電源システム向けの分散型非絶縁 DC-DC コンバータ

# 3 概要


TPS53511 は、適応型オン時間、D-CAP2™ モードの同期整流降圧コンバータです。このデバイスは、コンピュータ用電源システムのポイント・オブ・ロード (POL) に適しており、コスト効率の優れた、部品数の少ない、低スタンバイ電流のソリューションを実現します。TPS53511 の主制御ループでは D-CAP2™ モード制御を使用し、外部補償部品なしで高速な過渡応答が得られます。適応型オン時間制御により、重負荷時には PWM モード、軽負荷時には低周波数動作へのシームレスな移行が可能で、高効率を実現できます。

TPS53511 は、低 ESR (等価直列抵抗) の出力コンデンサ (例: POSCAP、SP-CAP) と超低 ESR セラミック・コンデンサの両方をサポートできる独自の回路を備えています。このデバイスは、4.5V~18V の電源入力、および 2V~18V の入力電源電圧で動作します。このデバイスには、可変のスロースタート時間とパワー・グッド機能があります。また、プリバイアス付きソフト・スタートもサポートしています。TPS53511 は 16 ピン QFN パッケージで供給され、-40℃~85℃の温度範囲で動作するよう設計されています。

### 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)		
TPS53511	VQFN (16)	3.00mm × 3.00mm		

(1) 利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



代表的なアプリケーション



# **Table of Contents**

1 特長	1	8 Application and Implementation	14
2 アプリケーション		8.1 Application Information	14
3 概要		8.2 Typical Application	14
4 Revision History		9 Power Supply Recommendations	19
5 Pin Configuration and Functions		10 Layout	20
6 Specifications		10.1 Layout Considerations	20
6.1 Absolute Maximum Ratings		10.2 Layout Example	<mark>2</mark> 1
6.2 ESD Ratings		11 Device and Documentation Support	<mark>2</mark> 2
6.3 Recommended Operating Conditions		11.1 Device Support	<mark>2</mark> 2
6.4 Thermal Information		11.2 Receiving Notification of Documentation U	pdates 22
6.5 Electrical Characteristics		11.3 サポート・リソース	22
6.6 Typical Characteristics		11.4 Trademarks	22
7 Detailed Description		11.5 Electrostatic Discharge Caution	22
7.1 Overview		11.6 Glossary	22
7.2 Functional Block Diagram		12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	23
7.4 Device Functional Modes			

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

# Changes from Revision A (May 2013) to Revision B (August 2021)

Page



# www.tij.co.jp

С	hanges from Revision * (March 2013) to Revision A (May 2013)	Page
•	Changed minimum value for Current limit specification in Electrical characteristics table	7
	Changed 🗵 6-3	
	Changed 🗵 6-5	
	Changed 🗵 6-6	
	Changed 🗵 6-7	
	Changed 🗵 6-11	
	Changed 🗵 6-12	
	Changed 🗵 8-1	



# **5 Pin Configuration and Functions**




図 5-1. 16-Pin RGT Package (Top View)

表 5-1. Pin Functions

PII	N	I/O/P	DESCRIPTION			
NAME	NO.	1/0/P	DESCRIPTION			
EN	6	- 1	Enable control input			
GND	4	-	Signal ground pin			
PG	5	0	Open-drain power-good output			
PGND	7	Р	Ground returns for low-side MOSFET. Also serves as inputs of current comparators. Connect PGND and			
I OND	8	'	GND strongly together near the device.			
SS	3	I/O	Soft-start control. An external capacitor should be connected to GND.			
	9					
sw	10	I/O	Switch node connection between high-side N-channel FET and low-side N-channel FET. Also serves as inputs to current comparator.			
	11					
VBST	12	ı	Supply input for high-side N-channel FET gate driver (boost terminal). Connect a capacitor from this pin to respective SW terminals. An internal PN diode is connected between the VREG5 and VBST pins.			
VCC	15	- 1	Supply input for 5-V internal linear regulator for the control circuitry.			
VFB	1	ı	Converter feedback input. Connect with feedback resistor divider.			
VINI	13		Dougr input and connected to high side Ni shannel FFT drain			
VIN	14	'	Power input and connected to high side N-channel FET drain			
VO	16	I	Connect to the output of the converter. This terminal is used for on-time adjustment.			
VREG5	2	0	5.5-V power supply output. A capacitor (typical 1-µF) should be connected to GND.			
PowerPAD		_	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Should be connected to PGND.			

Product Folder Links: TPS53511

# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1) (2)

		,	MIN	MAX	UNIT
	VIN, VCC, EN		-0.3	20	
	VBST		-0.3	26	
Input voltage range	VBST (with res	spect to SW)	-0.3	6.5	V
Input voltage range	SS, VO, VFB	-0.3	6.5	V	
	SW	DC	-2	20	
		Transient < 10 ns	-3	20	
Voltage differential	GND to Power	PAD	-0.2	0.2	V
Output voltage range	PG, VREG5		-0.3	6.5	V
Output voltage range	PGND		-0.3	0.3	V
Output current	Output current I <sub>OUT</sub>			1.5	Α
Storage junction temperature			-55	150	°C
Operating junction temp	Operating junction temperature			150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	2000	\/
V (ESD)	Liectiostatic discharge	charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		·

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> All voltages are with respect to GND. Currents are positive into and negative out of the specified terminal.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# **6.3 Recommended Operating Conditions**

				MIN	TYP MAX	UNIT
	VIN	VIN			18.	)
	VCC			4.5	18.	D
	EN			-0.1	18.	) v
Innut valtage range	VBST			-0.1	24.	$\overline{\mathbf{p}}$
Input voltage range	VBST(with respect to SW)			-0.1	5.	7
	VO, VFB, SS			-0.1	5.	5
	sw	DC		-1.8	18.	)
		Transient, < 10 ns		-3	1	3
Output voltage renge	PG, VREG5			-0.1	5.	7 V
Output voltage range	PGND			-0.1	0.	
Junction temperature range, T <sub>J</sub>			-40	12	5 °C	
Operating free-air temp	perature, T <sub>A</sub>			-40	8	5 °C

## **6.4 Thermal Information**

		TPS53511	
	THERMAL METRIC <sup>(1)</sup>	QFN (RGT)	UNITS
		16 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	45.3	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	57.3	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	18.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter <sup>(5)</sup>	1.1	C/VV
ΨЈВ	Junction-to-board characterization parameter <sup>(6)</sup>	18.4	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	3.9	

- For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $R_{\theta JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $R_{\theta JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

# **6.5 Electrical Characteristics**

over recommended free-air temperature range,  $V_{VIN}$  = 12 V, PGND = GND (unless otherwise noted). (2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY C	URRENT					
I <sub>VCC</sub>	Operating, non-switching supply current	T <sub>A</sub> = 25°C, V <sub>EN</sub> = 5 V, V <sub>VFB</sub> = 0.8 V		850	1300	μΑ
I <sub>VCC(sdn)</sub>	Shutdown supply current	T <sub>A</sub> = 25°C, V <sub>EN</sub> = 0 V		1.8	10	μA
LOGIC THI	RESHOLD					
V <sub>ENH</sub>	EN high-level input voltage		1.5			V
V <sub>ENL</sub>	EN low-level input voltage				0.4	V
	AGE AND DISCHARGE RESISTANCE					
	Voltage light load mode	T <sub>A</sub> = 25°C, V <sub>OUT</sub> = 1.05 V, I <sub>OUT</sub> = 10 mA		771		mV
		T <sub>A</sub> = 25°C, V <sub>OUT</sub> = 1.05 V	757	765	773	
$V_{VFB}$	Threshold voltage, continuous mode	T <sub>A</sub> = 0°C to 85°C, V <sub>OUT</sub> = 1.05 V <sup>(1)</sup>	753		777	mV
		$T_A = -40$ °C to 85°C, $V_{OUT} = 1.05 V^{(1)}$	751		779	
I <sub>VFB</sub>	Input current	V <sub>FB</sub> = 0.8 V, T <sub>A</sub> = 25°C	-0.1	0	0.1	μA
R <sub>Dischg</sub>	V <sub>O</sub> discharge resistance	V <sub>EN</sub> = 0 V, V <sub>OUT</sub> = 0.5 V, T <sub>A</sub> = 25°C		50	100	Ω
V <sub>VREG5</sub> OU		1	1			
V <sub>VREG5</sub>	Output voltage	T <sub>A</sub> = 25°C, 6 V < V <sub>VCC</sub> < 18 V, 0 < I <sub>VREG5</sub> < 5 mA	5.3	5.5	5.7	V
V <sub>LN5</sub>	Line regulation	6 V < V <sub>VCC</sub> < 18 V, I <sub>VREG5</sub> = 5 mA			20	mV
$V_{LD5}$	Load regulation	0 < I <sub>VREG5</sub> < 5 mA			100	mV
I <sub>VREG5</sub>	Output current	Vcc = 6 V, V <sub>VREG5</sub> = 4 V, T <sub>A</sub> = 25°C		70		mA
MOSFET						
R <sub>DS(on)H</sub>	High-side switch resistance	$T_A = 25^{\circ}C$ , $(V_{BST}-V_{SW}) = 5.5 V$		120		mΩ
R <sub>DS(on)L</sub>	Low-side switch resistance	T <sub>A</sub> = 25°C		70		mΩ
CURRENT	LIMIT					
I <sub>OCL</sub>	Current limit	L <sub>OUT</sub> = 1.5 μH <sup>(1)</sup>	1.65	2.00	2.75	Α
	SHUTDOWN					
		Shutdown temperature <sup>(1)</sup>		150		
T <sub>SDN</sub>	Thermal shutdown threshold	Hysteresis <sup>(1)</sup>		25		°C
ON-TIME T	IMER CONTROL					
t <sub>ON</sub>	On time	V <sub>VIN</sub> = 12 V, V <sub>OUT</sub> = 1.05 V		145		ns
t <sub>OFF(min)</sub>	Minimum off time	T <sub>A</sub> = 25°C, V <sub>VFB</sub> = 0.7 V		260	310	ns
	RT FUNCTION					
I <sub>SSC</sub>	Soft-start charge current	V <sub>SS</sub> = 0 V	1.4	2.0	2.6	μA
I <sub>SSD</sub>	Soft-start discharge current	V <sub>SS</sub> = 0.5 V	0.1	0.2		mA
POWER G	OOD					
\/	Douter good and amelia at the set of	V <sub>VFB</sub> rising (good)	85%	90%	95%	
$V_{THPG(UV)}$	Power-good undervoltage threshold	V <sub>VFB</sub> falling (fault)		85%		
\/	Down good over the set through the	V <sub>VFB</sub> rising (fault)	110%	115%	120%	
$V_{THPG(OV)}$	Power-good overvoltage threshold	V <sub>VFB</sub> falling (good)		110%		
I <sub>PG</sub>	Sink current	V <sub>PG</sub> = 0.5 V	2.5	5.0		mA
OUTPUT U	INDERVOLTAGE AND OVERVOLTAGE	PROTECTION	-			
V <sub>OVP</sub>	Output OVP trip threshold	OVP detect	110%	115%	120%	
t <sub>OVPDEL</sub>	Output OVP propagation delay			5		μs
	Output III/D trim there are also	UVP detect	65%	70%	75%	
$V_{UVP}$	Output UVP trip threshold	Hysteresis		10%		




over recommended free-air temperature range,  $V_{VIN}$  = 12 V, PGND = GND (unless otherwise noted). (2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>UVPDEL</sub>	Output UVP delay			0.25		ms
t <sub>UVPEN</sub>	Output UVP enable delay	Relative to soft-start time	t <sub>SS</sub> × 1.7			1115
UNDERVO	LTAGE LOCKOUT					
UVLO	Wakeup V <sub>REG5</sub> voltage threshold		3.55	3.80	4.05	V
UVLO	Hysteresis V <sub>REG5</sub> voltage threshold		0.23	0.35	0.47	V


Specified by design. Not production tested. See PS pin description for levels.

Product Folder Links: TPS53511

# **6.6 Typical Characteristics**








# 7 Detailed Description

### 7.1 Overview

The TPS53511 is a 1.5-A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. It operates using D-CAP2™ mode control. The fast transient response of D-CAP2™ control reduces the output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low-ESR output capacitors including ceramic and special polymer types.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

# 7.3.1 PWM Operation

The main control loop of the TPS53511 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. D-CAP2™ mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot timer is set by the converter input voltage,  $V_{VIN}$ , and the output voltage,  $V_{VO}$ , to maintain a pseudo-fixed frequency over the output voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to the reference voltage to simulate output ripple, eliminating the need for ESR-induced output ripple from D-CAP2<sup>TM</sup> mode control.

#### 7.3.2 PWM Frequency and Adaptive On-Time Control

TPS53511 uses an adaptive on-time control scheme and does not have a dedicated on-board oscillator. The device runs with a pseudo-constant frequency of 700 kHz by using the input voltage and output voltage to set the on-time one-shot timer. The on time is inversely proportional to the input voltage and proportional to the output voltage. The actual frequency can vary from 700 kHz depending on the off time, which is ended when the fed back portion of the output voltage falls to the VFB threshold voltage.

#### 7.3.3 Soft Start and Pre-Biased Soft-Start Function

The soft-start time function is adjustable. When the EN pin becomes high, 2- $\mu$ A current begins charging the capacitor, which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow-start time is shown in  $\pm$  1. The VFB voltage is 0.765 V and SS pin source current is 2  $\mu$ A.

$$t_{SS(ms)} = \frac{C_{SS} \times V_{REF}}{I_{SS(\mu A)}} = \frac{C_{SS} \times 0.765}{2}$$
(1)

where

- C<sub>SS</sub> is the value of the capacitor connected between the SS pin and GND.
- C<sub>SS</sub> is expressed in nF.

This unique circuit prevents current from being pulled from the output during start-up if the output is pre-biased. When the soft start commands a voltage higher than the pre-bias level (internal soft-start voltage becomes greater than feedback voltage VFB), the controller slowly activates synchronous rectification by starting the first low-side FET gate driver pulses with a narrow on time. It then increments the on time on a cycle-by-cycle basis until it coincides with the time dictated by (1–D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and makes sure the output voltage (the VO pin) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.

#### 7.3.4 Power Good

The power-good function is activated after soft start has finished. The power-good function becomes active after 1.7 times soft-start time. When the feedback voltage is within  $\pm 10\%$  of the target value, internal comparators detect power good state and the power-good signal becomes high. The power-good output, PG, is an opendrain output. When the feedback voltage goes  $\pm 15\%$  outside of the target value, the power-good signal becomes low after a 10- $\mu$ s internal delay. During an undervoltage condition, when the feedback voltage returns to be within  $\pm 10\%$  of the target value, the power-good signal goes HIGH again.

#### 7.3.5 Output Discharge Control

The TPS53511 discharges the output when EN is low, or the controller is turned off by the protection function (OVP, UVP, UVLO, and thermal shutdown). The output is discharged by an internal  $50-\Omega$  MOSFET, which is connected from VO to PGND. The internal low-side MOSFET is not turned on during the output discharge operation to avoid the possibility of causing negative voltage at the output.

#### 7.3.6 Current Protection

Output current is limited by cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the OFF state and the controller keeps the OFF state when the inductor current is larger than the over current trip level. To provide accuracy and a cost-effective solution, the device supports temperature compensated internal MOSFET  $R_{DS(on)}$  sensing.

The inductor current is monitored by the voltage between the PGND pin and the SW pin. In an overcurrent condition, the current to the load exceeds the current to the output capacitor; thus, the output voltage tends to fall off. Eventually the output voltage becomes less than the undervoltage protection threshold and the device shuts down.

### 7.3.7 Overvoltage/Undervoltage Protection

The TPS53511 detects overvoltage and undervoltage conditions by monitoring the feedback voltage (the VFB pin). This function is enabled after approximately 1.7 times the soft-start time. When the feedback voltage becomes higher than 115% of the target voltage, the OVP comparator output goes high and the circuit latches the high-side MOSFET driver turns off and the low-side MOSFET turns on. Normal operation can be restored only by cycling the VCC or EN pin voltage. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins. After 250 µs, the

device latches off both internal high-side and low-side MOSFET. Similar to the overvoltage protection, the device is latched off, and normal operation can be restored only by cycling the VCC or EN pin voltage.

#### 7.3.8 UVLO Protection

Undervoltage lockout protection (UVLO) monitors the voltage of the V<sub>VREG5</sub> pin. When the V<sub>VREG5</sub> voltage is lower than UVLO threshold voltage, the TPS53511 is shut off. This protection is non-latching.

#### 7.3.9 Thermal Shutdown

Thermal protection is self-activating. If the junction temperature exceeds the threshold value (typically 150°C), the TPS53511 shuts off. This protection is non-latching.

#### 7.4 Device Functional Modes

# 7.4.1 Light Load Mode Control

The TPS53511 is designed with Auto-Skip mode to increase light-load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when its zero inductor current is detected. As the load current further decreases the converter run into discontinuous conduction mode. The on-time is kept almost the same as is was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light load operation  $I_{OUT(11)}$  current can be calculated in  $\pm 2$ .

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$
(2)

Copyright © 2021 Texas Instruments Incorporated



# 8 Application and Implementation

#### Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## 8.1 Application Information

The following example illustrates the design process and component selection for a single output synchronous buck converter using TPS53511. The schematic of a design example is shown in 図 8-1. The specification of the converter is listed in 表 8-1.

# 8.2 Typical Application




図 8-1. Typical 12-V Input Application Circuit

### 8.2.1 Design Requirements

表 8-1. Specification of the Single Output Synchronous Buck Converter

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage		4.5	12	18	V
V <sub>OUT</sub>	Output voltage			1.05		V
V <sub>RIPPLE</sub>	Output ripple	I <sub>OUT</sub> = 1.5 A		3% of V <sub>OUT</sub>		٧
I <sub>OUT</sub>	Output current			1.5		Α
f <sub>SW</sub>	Switching frequency			700		kHz

#### 8.2.2 Detailed Design Procedure

### 8.2.2.1 Output Inductor Selection

The value of the output filtering inductor determines the magnitude of the current ripple, which also affects the output voltage ripple for a certain output capacitance value. Increasing the inductance value reduces the ripple current, and thus, results in reduced conduction loss and output ripple voltage. Alternatively, low inductance value is needed due to the demand of low profile and fast transient response. Therefore, it is important to obtain a compromise between the low ripple current and low inductance value.

In practical application, the peak-to-peak current ripple is usually designed to be between 1/4 to1/2 of the rated load current. Since the magnitude of the current ripple is determined by inductance value, switching frequency, input voltage and output voltage, the required inductance value for a certain required ripple  $\Delta I$  is shown in  $\pm 3$ . Also, the chosen inductor should be rated for the peak current calculated from  $\pm 4$ .

$$L = \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN} \times I_{RIPPLE} \times f_{SW}}$$
(3)

$$I_{L(peak)} = I_{OUT} + \left(\frac{I_{RIPPLE}}{2}\right)$$
(4)

#### where

- V<sub>IN</sub> is the input voltage.
- V<sub>OUT</sub> is the output voltage.
- I<sub>RIPPLE</sub> is the required current ripple.
- f<sub>SW</sub> is the switching frequency.

For this design example, the inductance value is selected to provide approximately 30% peak-to-peak ripple current at maximum load. For this design, a nearest standard value was chosen: 3.3  $\mu$ H. For 3.3  $\mu$ H, the calculated peak current is 1.71 A.

#### 8.2.2.2 Output Capacitor Selection

The capacitor value and ESR determines the amount of output voltage ripple. It is recommended to use a ceramic output capacitor. Using  $\not \equiv 5$  to  $\not \equiv 6$ , an initial estimate for the capacitor value and ESR can be calculated. As the load transients are significant, consider using the load step instead of ripple current to calculate the maximum ESR.

$$C > \frac{1}{8 \times f_{SW}} \times \frac{1}{\frac{V_{RIPPLE}}{I_{RIPPLE}}} - ESR$$
(5)

$$ESR < \frac{V_{OUT(ripple)}}{I_{RIPPLE}}$$
 (6)

For this design, the minimum required capacitance is 8.45  $\mu$ F and maximum ESR is 33 m $\Omega$ . Therefore, two TDK C3216JB0J226M 22- $\mu$ F output capacitors are used. The maximum ESR is 12 m $\Omega$  for each capacitor.

#### 8.2.2.3 Input Capacitor Selection

The device requires an input decoupling capacitor and a bulk capacitor. A ceramic capacitor over 10  $\mu$ F is recommended for the decoupling capacitor. The capacitor voltage rating must to be greater than the maximum input voltage. In case of separate  $V_{VCC}$  and  $V_{VIN}$ , a ceramic capacitor over 10  $\mu$ F is recommended for the input voltage. Placing a ceramic capacitor with a value higher than 0.1  $\mu$ F for the VCC is recommended also.

#### 8.2.2.4 Bootstrap Capacitor Selection

A 0.1-µF capacitor must be connected between the VBST and SW pin for proper operation. A ceramic capacitor is recommended.

#### 8.2.2.5 VREG5 Capacitor Selection

A 1-µF capacitor must be connected between the VREG5 and SW pin for proper operation. A ceramic capacitor is recommended.

Copyright © 2021 Texas Instruments Incorporated

### 8.2.2.6 Output Voltage Setting Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Begin by using  $\pm 7$  and  $\pm 8$  to calculate  $V_{OUT}$ .

To improve efficiency at light-load condition, use resistors with a relatively larger value. However, too high resistance value make the circuit more susceptible to noise, and voltage errors from the VFB input current is more noticeable.

### For output voltages from 0.76 V to 2.5 V:

$$V_{OUT} = 0.765 \times \left(1 + \left(\frac{R1}{R2}\right)\right) \tag{7}$$

### For output voltages over 2.5 V:


$$V_{OUT} = \left(0.763 + 0.0017 \times V_{OUT}\right) \times \left(1 + \frac{R1}{R2}\right)$$
(8)

The required output voltage for this design is 1.05 V. So  $\gtrsim$  7 is used to calculate the value of R1. R2 is 22.1 k $\Omega$ , therefore, R1 is 8.25 k $\Omega$ .


Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

# 8.2.3 Application Curves









# 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 4.5 V and 18 V. This input supply should be well regulated. If the input supply is located more than a few inches from the TPS53311 converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 100  $\mu$ F is a typical choice.

Copyright © 2021 Texas Instruments Incorporated



# 10 Layout

# 10.1 Layout Considerations

- Keep the input switching current loop as small as possible.
- Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin of the device.
- · Keep analog and non-switching components away from switching components.
- Make a single point connection between the signal and power grounds.
- Do not allow switching current to flow under the device.
- Keep the pattern lines for VIN and PGND broad.
- Exposed pad of the device must be connected to PGND with solder.
- VREG5 capacitor should be connected to a broad pattern of the PGND.
- Output capacitor should be connected to a broad pattern of the PGND.
- Voltage feedback loop should be as short as possible, and preferably with ground shield.
- Lower resistor of the voltage divider, which is connected to the VFB pin should be tied to SGND.
- Providing sufficient via is preferable for VIN, SW and PGND connection.
- PCB pattern for VIN, SW, and PGND should be as broad as possible.
- If VIN and VCC are shorted, VIN and VCC patterns need to be connected with broad pattern lines.
- VIN capacitor should be placed as close as possible to the device.

#### 10.1.1 Thermal Information

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be connected to an external heat sink. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be used as a heat sink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heat sink structure designed into the PCB. This design optimizes the heat transfer from the device.

For additional information on the PowerPAD™ package and how to use the advantage of its heat dissipating abilities, refer to the *PowerPAD™ Thermally Enhanced Package Technical Brief* and the *PowerPAD™ Made Easy Application Brief*.

Product Folder Links: TPS53511

# 10.2 Layout Example




図 10-1. Layout Example



# 11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.3 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 11.4 Trademarks

D-CAP2<sup>™</sup> is a trademark of TI.

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS53511RGTR	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	53511
TPS53511RGTR.A	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	53511
TPS53511RGTT	Active	Production	VQFN (RGT)   16	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	53511
TPS53511RGTT.A	Active	Production	VQFN (RGT)   16	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	53511

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Feb-2023

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53511RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS53511RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 17-Feb-2023



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53511RGTR	VQFN	RGT	16	3000	335.0	335.0	25.0
TPS53511RGTT	VQFN	RGT	16	250	182.0	182.0	20.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月