

INTEGRATED LDO WITH SWITCHOVER CIRCUIT FOR NOTEBOOK COMPUTERS

FEATURES

- Wide Input Voltage Range: 4.5 V to 28 V
- 5-V/3.3-V, 100-mA, LDO Output
- Glitch Free Switch Over Circuit
- Always-On 3.3-V, 5-mA LDO Output for RTC
- 250 kHz Clock Output for Charge Pump
- Thermal Shutdown (Non-latch)
- 10Ld QFN (DRC) Package


APPLICATIONS

- Notebook Computers
- Mobile Digital Consumer Products

TYPICAL APPLICATION CIRCUIT

DESCRIPTION

The TPS51103 integrates three LDOs. The 5-V and 3.3-V LDOs are both rated at 100 mA and also include a glitch-free switch-over feature allowing for optimized battery life. An additional 3.3-V LDO is designed to provide an *always on* power output for the real time clock (RTC). The TPS51103 integrates a clock output to use with an external charge pump. The TPS51103 offers an innovative solution for optimizing the complex and multiple power rails typically found in a Notebook Computer. The TPS51103 is available in the 10-pin QFN package and is specified from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

A

TPS51103

SLUS808-JUNE 2008



www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T _A	PACKAGE	PART NUMBER	TAPE & REEL QUANTITY	ECO-PLAN
-40°C to 85°C	5°C Plastic DRC ⁽¹⁾ TPS51103DRCT	250	Green (RoHS and No	
		TPS51103DRCR	3000	Sb/Br)

(1) For the most current package and ordering information, seet he *Package Option Addendum* at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		VALUE	UNIT
	VIN	-0.3 to 30	
Input voltage range ⁽²⁾	EN3, EN5, V3IN	–0.3 to 6	
	V5IN	–0.3 to 6	V
	V5IN , (V _{VIN} < 5.7 V)	–0.3 to V _{VIN} + 0.3	
Output voltage range ⁽²⁾	VRTC3, VCLK, VREG3, VREG5	–0.3 to 6	
Junction temperature, T _J		150	°C
Storage temperature, T _{st}		–55 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

(2) All voltage values are with respect to the network ground terminal unless otherwise noted.

DISSIPATION RATINGS⁽¹⁾

PACKAGE	POWER RATING	DERATING FACTOR	T _A = 85°C
	BELOW AND AT T _A = 25°C	ABOVE T _A = 25°C	POWER RATING
10-pin DRC	1.256 W	12.6 mW/°C	0.502 W

(1) θ_{JA} (junction to air) for high-K board in still air environment is 80°C/W.

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP MAX	UNIT
	VIN	4.5	28	
Input voltago rongo	EN5, EN3, V3IN	-0.1	5.5	
Input voltage range	V5IN	-0.1	5.5	V
	V5IN, (V _{VIN} < 5.5 V)	-0.1	V _{VIN}	
Output voltage range	VCLK, VRTC3, VREG3, VREG5	-0.1	5.5	
Operating free-air temperation	ture, T _A	-40	85	°C



SLUS808-JUNE 2008

ELECTRICAL CHARACTERISTICS

over recommended free-air temperature range, V_{VIN} =12 V, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNI			
SUPPLY C	URRENT								
I _{VIN}	VIN supply current	I_{VIN} current, T_A = 25°C, No Load, V_{EN3} =V_{EN5}=5 V, V_{V5IN} = V_{V3IN} = 0 V		35	50	μA			
I _{VINSTBY}	VIN standby current	I_{VIN} current, T_A = 25°C, No Load, V_{EN3} =V_{EN5}= 0 V, V_{V5IN} = V_{V3IN} = 0 V		7	20	μA			
VRTC3 OU	ITPUT								
		$I_{VRTC3} = 1 \text{ mA}, T_A = 25^{\circ}\text{C}$	3.27	3.32	3.37				
V _{VRTC3}	VRTC3 output voltage	0 A < I _{VRTC3} < 5 mA, 5.5 V < V _{VIN} < 28 V	3.17		3.43	V			
		$0 \text{ A} < \text{I}_{\text{VRTC3}} < 5 \text{ mA}, 4.5 \text{ V} < \text{V}_{\text{VIN}} \le 5.5 \text{ V}$	3.15		3.43	3			
I _{VRTC3}	VRTC3 output current	V _{VRTC3} = 2 V	5	10	15	mA			
VREG5 OL	JTPUT								
		$V_{V5IN} = 0 V, I_{VREG5} = 1 mA, T_A = 25^{\circ}C$	4.95	5.05	5.15				
V _{VREG5}	VREG5 output voltage	$V_{V5IN} = 0 \text{ V}, 10 \ \mu\text{A} < I_{VREG5} < 100 \text{ mA}, 6.5V < V_{VIN} < 28 \text{ V}$	4.80		5.20	V			
		$V_{V5IN} = 0 \text{ V}, 0 \text{ A} \le I_{VREG5} < 50 \text{ mA}, 5.5 \text{V} < V_{VIN} < 28 \text{V}$	4.75		5.25				
V _{VREG5DO}	VREG5 drop out voltage	$V_{V5IN} = 0 \text{ V}, \text{ I}_{VREG5} = 50 \text{ mA}, \text{ V}_{VREG5} = 4.5 \text{ V}$		400	750	mV			
I _{VREG5}	VREG5 output current	V _{V5IN} = 0 V, V _{VREG5} = 4.5 V	100	160	250	mA			
	Outlink and the shall	Turns on	4.45	4.65	4.80	V			
V _{TH5VSW}	Switch ovethreshold	Hysteresis	25	50	75	mV			
R _{5VSW}	5V SW R _{DS(on)}	V _{V5IN} = 5 V, I _{VREG5} = 100 mA		1		Ω			
Td ₅	Delay for 5V SW	Turns on		1		ms			
VREG3 OL	JTPUT	1							
	VREG3 output voltage	V_{V3IN} =0 V, I_{VREG3} = 1 mA, T_A = 25°C	3.23	3.33	3.37				
V _{VREG3}		$V_{V3IN} = 0 V$, 10 $\mu A < I_{VREG3} < 100 mA$, 3.17 output voltage $6.5 V < V_{VIN} < 28 V$ 3.17			3.43	V			
		$V_{\rm V3IN}$ = 0V, 0A < $I_{\rm VREG3}$ < 50 mA, 5.5 V < $V_{\rm VIN}$ < 28 V			3.47				
		V_{V3IN} = 0V, 0A < I_{VREG3} < 50 mA, 4.5 V < V_{VIN} \leq 5.5 V	3.00		3.47				
I _{VREG3}	VREG3 output current	V_{V3IN} = 0V, V_{VREG3} = 3 V	100	150	250	mA			
V	Switchover threshold	Turns on	2.95	3.07	3.17	V			
V _{TH3VSW}	Switchover tilleshold	Hysteresis	20	35	50	mV			
R _{3VSW}	3V SW R _{DS(on)}	V _{V3IN} = 3.3 V, I _{VREG5} = 100 mA		1.5		Ω			
Td ₃	Delay for 3V SW	Turns on		1		ms			
LOGIC TH	RESHOLD								
	EN3, EN5 threshold	Enable		1.05	2.0	V			
V _{THEN}	EINO, EINO UITESNOIO	Shutdown	0.3	0.7		v			
I _{EN3,5}	EN3, EN5 pulldown current	V _{EN3} = 3 V, V _{EN5} = 3 V	0.5	1.5	3.0	μA			
VCLK OUT	PUT				1				
f _{VCLK}	Clock frequency	$T_A = 25^{\circ}C$	200	250	320	kHz			
		V5IN to VCLK, I _{VCLK} = 10 mA		6	15	~			
R _{VCLK}	Driver impedance	VCLK to GND, I _{VCLK} = 10 mA		4	15	Ω			
N/		VCLK on	1.5	2.0	2.5				
V _{THV5IN} V5IN threshold		Hysteresis		0.3		V			
THERMAL	SHUTDOWN		ı		I				
		Shutdown temperature ⁽¹⁾		150					
TSDN	Thermal SDN threshold	Hysteresis ⁽¹⁾		20		°C			


(1) Ensured by design. Not production tested.

SLUS808-JUNE 2008



www.ti.com

DRC PACKAGE (Top View)



TERMINAL FUNCTIONS


TERMI	NAL	1/0	DESCRIPTION					
NAME NO.		1/0	DESCRIPTION					
EN3	5	I	3.3-V LDO enable input.					
EN5	4	I	5-V LDO enable input.					
GND	2	-	Ground.					
V3IN	6	I	3.3-V switchover power supply input.Switchover occurs 1 ms after this input voltage reaches the threshold voltage.					
V5IN	10	I	5-V switchover power supply input. Switchover occurs 1 ms after this input voltage reaches to threshold voltage.					
VCLK	1	0	50% duty 250-kHz clock output for charge pump power supply.					
VIN	8	I	Power supply input for LDOs.					
VREG3	7	0	3.3-V 100 mA LDO output.					
VREG5	9	0	5-V 100 mA LDO output.					
VRTC3	3	0	3.3-V 5 mA always on LDO output for RTC.					



TPS51103

SLUS808-JUNE 2008





TPS51103

SLUS808-JUNE 2008



www.ti.com




Figure 1. Power Sequencing

DETAILED DESCRIPTION

GENERAL DESCRIPTION

The TPS51103 integrates three LDOs. The VREG5 and VREG3 can each deliver 100 mA of current. The device includes glitch free switch-over circuits which turn off VREG5 and VREG3 LDOs and switch VREG5 and VREG3 to V5IN and V3IN external power inputs respectively when the external high efficiency 5V and 3.3V power rails are available. It improves overall system efficiency and therefore extends battery life. An additional 5-mA VRTC3 LDO is designed to provide an *always on* feature for the real time clock (RTC). A 5-V clock with 50% duty cycle runs at 250 kHz. It can be used as a simple external charge pump driver to generate a 10-V or 15-V low-current voltage rail (see Figure 2). In the notebook application, the 10 V or 15 V created by this circuit could be used to drive an N-channel MOSFET instead of the traditional P-channel MOSFET load switch. The TPS51103 boosts performance and reduce the cost of load switch.



VREG5

When EN5 is asserted high, VREG5 supplies 5 V through an LDO from V_{IN}. Its maximum sourcing current is 100 mA. If EN5 is high and the V5IN voltage becomes higher than 4.65 V, then the VREG5 output is switched over to the V5IN input after a 1-ms delay. In the switched over condition, the LDO is turned off and VREG5 is connected to V5IN through the 1.0- Ω R_{DS(on)} MOSFET switch. When the V5IN voltage becomes lower than 4.6 V, this MOSFET turns off and 5-V LDO is turned back on immediately. A bypass ceramic capacitor is required to stabilize LDO. The recommended value is between 10 μ F and 22 μ F. Place the bypass capacitor close to the VREG5 pin. When EN5 is asserted low, both the 5-V LDO and switchover circuit are turned off.

VREG3

When EN3 is asserted high, VREG3 supplies 3.3 V through an LDO from VIN. Its maximum sourcing current is 100 mA. If EN3 is high and the V3IN voltage becomes higher than 3.07 V, then the VREG3 output is switched over to the V3IN input after a 1-ms delay. In the switched over condition, LDO is turned off and VREG3 is connected to V3IN through the 1.5- Ω R_{DS(on)} MOSFET switch. When the V3IN voltage becomes lower than 3.03 V, this MOSFET turns off and the 3.3-V LDO is turned back on immediately. A bypass ceramic capacitor is needed to stabilize LDO, recommended value is between 10 µF and 22 µF. Place the bypass capacitor close to the VREG3 pin. When EN3 is asserted low, both the 3.3-V LDO and the switchover circuit are turned off.

VRTC3

This 3.3-V low-current auxiliary power source is typically used for the system's RTC bias voltage. It is powered on after VIN is applied. A ceramic capacitor with a value between 1 μ F and 2.2 μ F placed close to the VRTC3 pin is needed to stabilize the LDO.

VCLK OUTPUT

When the V5IN voltage becomes higher than 2.0 V, the internal 250-kHz clock turns on and the VCLK pin outputs a 50% duty-cycle clock signal. The voltage swing of VCLK is equal to the GND to V5IN voltage

THERMAL SHUTDOWN

When the device temperature exceeds the internal threshold value (typically 150C) the TPS51103 shuts off the VREG3, VREG5 and VCLK outputs. This is a non-latch protection.

THERMAL DESIGN

The thermal performance greatly depends on the printed circuit board (PCB) layout. The TPS51103 is housed in a thermally-enhanced PowerPAD[™] package that has an exposed die pad underneath the body. For improved thermal performance, this die pad must be attached to ground via thermal land on the PCB. This ground trace acts as a heatsink and a heat spreader. For further information regarding the PowerPAD[™] package and the recommended board layout, refer to the PowerPAD[™] package application note (SLMA002). This document is available at www.ti.com.

LAYOUT GUIDELINES

Consider the following points before starting the TPS51103 layout design.


- The input bypass capacitor for VIN should be placed as close as possible to the pin with short and wide connection.
- The output capacitors for VREG5, VREG3 and VRTC3 should be placed close to the pins with short and wide connections.
- In order to effectively remove heat from the package, properly prepare the thermal land. Apply solder directly to the package thermal pad. Wide copper traces connected to the thermal land help to dissipate heat. Numerous 0.33 mm diameter vias are connected from the thermal land to the internal and/or solder-side system ground plane(s) can also be used to help dissipation.
- The GND pin, output capacitors for VREG5, VREG3 and VRTC3 should be connected to the internal and/or solder-side system ground plane(s) with multiple vias. Use as many vias as possible to reduce the impedance between them and the system ground plane.


Texas Instruments

www.ti.com

SLUS808-JUNE 2008

APPLICATION INFORMATION








TPS51103

SLUS808-JUNE 2008

www.ti.com


TYPICAL CHARACTERISTICS





SLUS808-JUNE 2008







SLUS808-JUNE 2008

TYPICAL CHARACTERISTICS (continued)





Figure 11.



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
	·

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51103DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



PACKAGE MATERIALS INFORMATION

23-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51103DRCT	VSON	DRC	10	250	213.0	191.0	35.0

DRC 10

3 x 3, 0.5 mm pitch

GENERIC PACKAGE VIEW

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





DRC0010J



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



DRC0010J

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



DRC0010J

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated