













TPS40425

JAJSGE0C - JANUARY 2014-REVISED OCTOBER 2018

TPS40425 デュアル出力、2相、スタック可能PMBus™同期整流降圧ドライバレス・コントローラ、適応型電圧スケーリング(AVS)バス付き

1 特長

- 出荷時デフォルトは非スマート電力モード
- TPS40428とピン互換 出荷時デフォルトはスマート電力モード
- 4.5V~20Vの単一電源で動作
- 最低0.6VのV_{OUT}
- デュアルまたは多相の同期整流降圧コントローラ
- 個別の高速AVSインターフェイス (0.5V~1.5Vの範囲)
- 高速な過渡応答
- 最大4相にスタック可能
 - 2、3、4相のインターリーブ位相シフト
 - 正確なカレント・シェア(電流共有)
- PMBus™インターフェイス機能
 - 2mV刻みのマージン・アップまたはダウン
 - フォルト制限および応答をプログラム可能
 - ±0.8% V_{OUT}
 - 高精度の電流監視
 - x3904による±4.5°Cの外部温度監視
 - UVLOオン/オフのスレッショルドをプログラム可能
 - ソフトスタート時間、ターンオン遅延、ターンオフ遅延をプログラム可能
- オンチップのNVM (不揮発性メモリ) にカスタ ム構成を保存
- -40°C~125°Cの範囲で0.5%精度の0.6V基準電圧
- インダクタDCR電流センシング
- f_{SW}を200kHz~1.5MHzの範囲でプログラム可能
- プリバイアス出力をサポート
- 差動リモート・センシング
- 外部クロックに同期可能
- OC/OV/UV/OTフォルト保護
- 40ピン、6mm×6mmのQFNパッケージ
- TI電力段のサポート

2 アプリケーション

- ワイヤレス・インフラストラクチャ
- スイッチャ/ルータ・ネットワーク/サーバー/ストレージ

3 概要

TPS40425はPMBus、同期降圧、ドライバレスのコントローラです。出荷時のデフォルト設定では非スマート電力モードで動作し、PMBusのプログラミングと電源再起動の後でスマート電力モードにより動作できます。デュアル出力または2相として構成可能です。また、最大4相までスタックでき、最大で120Aの負荷電流をサポートできます。2、3、4相のインターリーブ位相シフトにより、入力および出力のリップルが減少し、入力と出力の静電容量も減少します。

入力電圧範囲が広いため、5Vと12Vの中間電源バスをサポートできます。0.5%の基準電圧は、今日のASICにおける高精度電圧の要求を満たしています。


TPS40425デバイスは、PMBus規格を使用して基準電圧、フォルト制限値、UVLOスレッショルド、ソフトスタート時間、およびターンオン/ターンオフ遅延をプログラムできます。

さらに、このデバイスには高精度の測定システムが実装されており、各チャネルの出力電圧、電流、温度を監視できます。

製品情報

型番	パッケージ	本体サイズ(公称)
TPS40425	VQFN (40)	6.00mm×6.00mm

図 1. アプリケーション概略図 (デュアル出力)





·—

1	特長1	7.5 Programming	25
2	アプリケーション1	7.6 Register Maps	
3	概要1	7.7 Supported PMBus Commands	33
4	改訂履歴	8 Applications and Implementation	72
5	Pin Configuration and Functions 4	8.1 Application Information	72
6	Specifications5	8.2 Typical Application	72
·	6.1 Absolute Maximum Ratings 5	9 Power Supply Recommendations	81
	6.2 Handling Ratings	10 Layout	82
	6.3 Recommended Operating Conditions	10.1 Layout Guidelines	82
	6.4 Thermal Information	10.2 Layout Example	83
	6.5 Electrical Characteristics	11 デバイスおよびドキュメントのサポート	84
	6.6 Typical Characteristics11	11.1 デバイス・サポート	84
7	Detailed Description 13	11.2 商標	85
	7.1 Overview	11.3 静電気放電に関する注意事項	85
	7.2 Functional Block Diagram 14	11.4 Glossary	85
	7.3 Feature Description	12 メカニカル、パッケージ、および注文情報	86
	7.4 Device Functional Modes25		

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Re	evision B (December 2016) から Revision C に変更	Page
•	Added PWM Behavior During Soft-start Operation section	22
<u>•</u>	Added information regarding TPS40425 and TPS28226 compatibility in <i>PWM Signal</i> section	22
Re	evision A (July 2014) から Revision B に変更	Page
•	「特長」セクションでTPS28226デバイスへの参照を 削除	1
•	Added note regarding TPS40425 and TPS28226 compatibility in PWM Signal section	22
20	014 年 1 月発行のものから更新	Page
•	新しい標準に合わせてデータシートのフォーマットを更新	1
•	Updated Pin Functions table.	4
•	Rearranged Specifications section	5
•	Updated notes and conditions in Electrical Characteristics. No updates to specifications	6
•	Updated V _{OH} and V _{OL} parameters for PWM	7
•	Updated I _{OC} accuracy parameter for current limit	8
•	Updated Detailed Description section.	13
•	Updated Figure 21	26
•	Added clarity to Table 4	27
•	Added clarity to Table 5	28
•	Added clarity to Table 6	30
•	Updated MFR_SPECIFIC_16 (COMM_EEPROM_SPARE) (E0h)	62
•	Updated Applications and Implementation section	72
•	Updated Figure 22	73
•	Changed 15 V to 14 V in Equation 11 and Equation 12	74
•	Added Power Supply Recommendations section	81







5 Pin Configuration and Functions



Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION	
NAME	NO.	1/0(")	DESCRIPTION	
ADDR1	11	I	High order address pin for PMBus device. Connect a resistor to AGND (see Table 3).	
ADDR0	12	I	Low order address pin for PMBus device. Connect a resistor to AGND (see Table 3).	
AGND	8	_	Analog ground pin, used for analog signal. Connect to thermal pad directly.	
AVSCLK	10	I	S clock	
AVSDATA	9	I	AVS data	
BP3	26	0	3.3-V bias power for logic. A low ESR ceramic capacitor with a value of 0.33 μ F or greater should be connected closely from this pin or to AGND. The maximum suggested capacitor value is 10 μ F.	
BP5	25	0	Output bypass for the internal regulator. A low ESR ceramic capacitor of 1 µF or greater should be connected closely from this pin to PGND pin. The maximum suggested capacitor value is 10 µF.	
CNTL1	3	I	ogic level input which starts or stops channel 1. An internal 6- μ A current source pulls V_{CNTL1} up to V_{BP5} when the pin is floating.	
CNTL2	4	I	Logic level input which starts or stops channel 2. An internal 6- μ A current source pulls V_{CNTL2} up to V_{BP5} when the pin is floating.	
COMP1	36	0	Output of the error amplifier 1 and connection node for loop feedback components	
COMP2	15	0	Output of the error amplifier 2 and connection node for loop feedback components	
CS1N	33	ı	Negative pin of current sense amplifier for channel 1. An internal, 4-k Ω resistor pulls CS1N to 1.24 V during smart power mode operation to provide a bias voltage required by the smart power stage device.	
CS1P	32	I	Positive pin of current sense amplifier for channel 1	
CS2N	18	Ι	Negative pin of current sense amplifier for channel 2. An internal, 4-k Ω resistor pulls CS2N to 1.24 V during smart power mode operation to provide a bias voltage required by the smart power stage device.	
CS2P	19	I	Positive pin of current sense amplifier for channel 2	
DIFFO1	39	0	Remote Sense Amplifier Output for channel 1	
FB1	35	I	Inverting input to the error amplifier 1. In normal operation, the voltage on this pin is equal to the internal reference voltage. Connect to BP5 to set the channel as slave channel.	

(1) I = input, O = output, P = power, I/O = bi-directional



Pin Functions (continued)

PIN		(1)	
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION
FB2	16	I	Inverting input to the error amplifier 2. In normal operation, the voltage on this pin is equal to the internal reference voltage. Connect to BP5 to set the channel as slave channel.
FLT1	34	I/O	Fault signal of channel 1. An internal 100-k Ω resistor pulls FLT1 to BP3.
FLT2	17	I/O	Fault signal of channel 2. An internal 100-k Ω resistor pulls FLT2 to BP3.
GSNS1	38	- 1	Negative pin of Voltage Sense Signal for channel 1
GSNS2	13	- 1	Negative pin of Voltage Sense Signal for channel 2
ISH1	30	- 1	Current sharing signal of channel 1 for multi-phase mode
ISH2	21	I	Current sharing signal of channel 2 for multi-phase mode
PG1	29	0	Open drain power good indicator for channel 1 output voltage. This pin is pulled to ground internally in slave channel.
PG2 22 O Open drain power good indicator for channel 2 output voltage. This pin is pulled to ground internally in slatch channel.			
PGND	27	_	Power GND, used for BP5 bypass capacitor. Connect to thermal pad directly.
PHSET	2	I/O	Phase set for multiphase mode
PMBCLK 7 I PMBus clock pin		PMBus clock pin	
PMBDATA	6	I/O	PMBus data pin
PWM1	28	0	PWM signal for channel 1
PWM2	23	0	PWM signal for channel 2
RT	40	- 1	Connecting a resistor from this pin to AGND sets the oscillator frequency
SMBALERT	5	0	PMBus alert pin.
SYNC	1	I/O	This is the synchronization pin for use with the external clock. The frequency of external SYNC signal must be 4 times of desired switching frequency during 1-, 2-, or 4- phases, and must be 3 times the desired switching frequency during 3-phase configuration.
TSNS1	31	I	External temperature sense signal input for channel 1
TSNS2	20	I	External temperature sense signal input for channel 2
VDD	24	I	Power input to the controller. A low ESR ceramic capacitor with a value of 1-μF or greater should be connected closely from this pin to AGND.
VSNS1	37	I	Positive pin of voltage sense signal for channel 1
VSNS2	14	I	Positive pin of voltage sense signal for channel 2

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT	
	VDD	-0.3	22		
Input voltage range	CS1N, CS1P, CS2N, CS2P, GSNS1, GSNS2, ISH1, ISH2, PHSET, PMBDATA, PMBCLK, SMBALERT, SYNC, VSNS1, VSNS2	-0.3	5.5	V	
	AVSDATA, AVSCLK, TSNS1, TSNS2	-0.3	3.6		
	CNTL1, CNTL2, FB1, FB2	-0.3	7		
Outrout walta as names	ADDR0, ADDR1, RT, BP3	-0.3	3.6	V	
Output voltage range	BP5, COMP1, COMP2, DIFFO1, FLT1, FLT2, PG1, PG2, PWM1, PWM2	-0.3	7	V	
Operating junction tem	perating junction temperature, T _J		150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	T _{stg} Storage temperature range			155	°C
.,	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾		2000	
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾		1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{DD}	Input operating voltage	4.5	20	V
TJ	Operating junction temperature	-40	125	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TPS40425	LINUT
	I HERMAL METRIC	RHA (40 PINS)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	27.8	
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	17.2	
θ_{JB}	Junction-to-board thermal resistance	4.8	°C/W
$R_{\psi JT}$	Junction-to-top characterization parameter	0.2	*C/VV
$R_{\psi JB}$	Junction-to-board characterization parameter	4.8	
R ₀ JCbot	Junction-to-case (bottom) thermal resistance	1.2	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

 $T_J = -40^{\circ}\text{C}$ to 125°C, $V_{IN} = V_{VDD} = 12 \text{ V}$, RT set for 500 kHz, all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPP	·LY					
V_{VDD}	Input supply voltage range		4.5		20	V
I _{VDD}	Input operating current	Switching, no driver load, non-smart power mode		18.4		mA
		Not switching, non-smart power mode		17.2		
UVLO						
V _{IN(on)}	Input turn-on voltage ⁽¹⁾	Default settings	4	4.25	4.5	V
V _{IN(off)}	Input turn-off voltage ⁽¹⁾	Default settings	3.8	4	4.2	V
V _{INON(rng)}	Programmable range for turn on voltage		4.25		16	V
V _{INOFF(rng)}	Programmable range for turn off voltage		4		15.75	V
ERROR AMP	LIFIER					
V _{FB}	Feedback pin voltage	-40°C ≤ T _J ≤ 125°C	597	600	603	mV
A _{OL}	Open-loop gain (2)		80			dB
G _{BWP}	Gain bandwidth product ⁽²⁾		50			MHz
I _{FB}	FB pin bias current (out of pin)	V _{FB} = 0.6 V			100	nA
	Sourcing	V _{FB} = 0 V	1			A
I _{COMP}	Sinking	V _{FB} = 1 V	1			mA

- (1) Hysteresis of at least 150 mV is specified by design.
- (2) Specified by design. Not production tested.



 $T_J = -40^{\circ}\text{C}$ to 125°C, $V_{IN} = V_{VDD} = 12 \text{ V}$, RT set for 500 kHz, all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BP5 REGULA	ATOR					
	Output voltage	I _{BP5} = 10 mA	4.5	5	5.5	V
V_{BP5}	Dropout voltage	$V_{VIN} - V_{BP5}, V_{VDD} = 4.5 \text{ V},$ $I_{BP5} = 25 \text{ mA}$			400	mV
I _{BP5}	Output current	V _{VDD} = 12 V	40			mA
V _{BP5UV}	Regulator UVLO voltage (2)		3.3	3.55	3.8	V
V _{BP5UV(hyst)}	Regulator UVLO voltage hysteresis (2)			300		mV
BP3 REGULA	ATOR	,				
V _{BP3}	Output voltage	$V_{VDD} = 4.5 \text{ V}, I_{BP3} \le 5 \text{ mA}$	3.1	3.3	3.5	V
OSCILLATOR	R AND RAMP GENERATOR	,				
	Adjustment range (2)		200		1500	kHz
$f_{\sf SW}$	Switching frequency ⁽³⁾	$R_{RT} = 100 \text{ k}\Omega$	180	200	220	
Jsw	Switching frequency ⁽³⁾	$R_{RT} = 40 \text{ k}\Omega$	450	500	550	kHz
	Switching frequency ⁽³⁾	$R_{RT} = 13 \text{ k}\Omega$	1230	1370	1500	
V _{RAMP}	Ramp amplitude (peak-to-peak)			V _{VDD} /10		V
V _{VAL}	Valley voltage			1.22		V
SYNCHRONI	ZATION					
V _{SYNCH}	SYNC high-level threshold ⁽⁴⁾		2			V
V _{SYNCL}	SYNC low-level threshold ⁽⁴⁾				0.8	V
t _{SYNC}	Minimum SYNC pulse width ⁽²⁾				100	ns
	Maximum PWM frequency for SYNC ⁽²⁾		1500			
$f_{ exttt{SYNC}}$	Minimum PWM frequency for SYNC (2)				200	kHz
JSYNC	SYNC frequency range (increase from nominal oscillator frequency) (2)		-20%		20%	
PWM						
V _{OH(pwm)}	PWM high-level output voltage	I _{LOAD} = 500 μA	4.5			V
V _{OL(pwm)}	PWM low-level output voltage	I _{LOAD} = 500 μA			0.5	V
t _{OFF(min)}	Minimum off-time			100		ns
t _{ON(min)}	Minimum pulse			90		ns
SOFT-START	7	,				
	Soft-start time ⁽⁵⁾	Factory default settings		2.7		ms
t _{SS}	Programmable range ⁽²⁾		0.6		9	ms
	Accuracy over range ⁽²⁾		-15%		15%	
t _{ON(dly)}	Turn-on delay time ⁽²⁾	Factory default settings		0		ms
t _{OFF(dly)}	Turn-off delay time ⁽²⁾	Factory default settings		0		ms
	NSE AMPLIFIER		·			
BW	Closed-loop bandwidth ⁽²⁾		2			MHz
V _{DIFFO(max)}	Maximum DIFFO output voltage				4.7	V
V	Error voltage from DIFFO1 to (V _{SNS1} -	(V _{SNS1} - G _{SNS1}) = 1.0 V	-6		6	mV
V _{DIFFO(err)}	G _{SNS1})	(V _{SNS1} - G _{SNS1}) = 3.6 V	-19		19	
	Sourcing		1			A
I _{DIFFO}	Sinking		1			mA

Apply to 1-,2- or 4-phase operation. For 3-phase operation, the switching frequency is 33% higher than the value in the table. The extend SYNC pin signal must be a square waveform with 50% duty cycle.

⁽⁵⁾ The soft-start time is the time that the internal reference voltage rises from 0 V to 600 mV.



 $T_J = -40^{\circ}$ C to 125°C, $V_{IN} = V_{VDD} = 12$ V, RT set for 500 kHz, all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT SE	ENSING AMPLIFIER					
\/	Differential input valtege linear range	(V _{CSxP} – V _{CSxN}), non-smart power mode	0		60	mV
V _{CS(mg)}	Differential input-voltage linear range	(V _{CSxP} – V _{CSxN}), smart power mode	0		600	
V _{CS(cmr)}	Input common-mode range	Non-smart power mode	0		3.6	V
V _{CS(cm)}	Input common-mode voltage	Smart power mode		1.24		V
		CHx_CSGAIN_SEL= 20 V/V ⁽⁶⁾ , non-smart power mode		10		1/0/
A _{CS}	Current sensing gain	CHx_CSGAIN_SEL= 20 V/V ⁽⁶⁾ , smart power mode		1		V/V
f _{CO}	Closed loop bandwidth (2)			0.66		MHz
V _{CS(chch)}	Amplifier output difference between two channels (7)	IOUT_CAL_GAIN = 0.503 mΩ, I_{PHASE} = 20 A	-6%		6%	
CURRENT LI	MIT					
t _{OFF(oc)}	Off-time between restart attempts	Hiccup mode		7 × t _{SS}		ms
	Output peak current overcurrent fault	Factory default settings		30		
I _{OC(flt)}	threshold	Programmable range	3		50	Α
	Output peak current overcurrent warning	Factory default settings		27		
I _{OC(warn)}	threshold	Programmable range	2		49	Α
	Output peak current overcurrent fault and warning accuracy	$I_{OUT} = 30 \text{ A, IOUT_CAL_GAIN} = 0.503 \text{ m}\Omega$	-10%		10%	
I _{OC(acc)}	Output peak current overcurrent warning accuracy	$I_{OUT} = 27 \text{ A, } IOUT_CAL_GAIN = 0.503 \text{ m}\Omega$	-10%		10%	
PGOOD	·				Ш	
V _{FBPGH}	FB PGOOD high threshold	Factory default settings		675		mV
V _{FBPGL}	FB PGOOD low threshold	Factory default settings		525		mV
V _{PG(acc)}	PGOOD accuracy over range	, ,	-4%		4%	
V _{pg(hyst)}	FB PGOOD hysteresis voltage		15	28	45	mV
R _{PGOOD}	PGOOD pulldown resistance	V _{FB} = 0, I _{PGOOD} = 5 mA		50		Ω
I _{PGOOD(Ik)}	PGOOD pin leakage current	V _{FB} = 600 mV, V _{PGOOD} = 5 V			20	μA
	RVOLTAGE AND UNDERVOLTAGE	1B				
V _{FBOV}	FB pin over voltage threshold	Factory default settings		700		mV
V _{FBUV}	FB pin under voltage threshold	Factory default settings		500		mV
V _{UVOV(acc)}	FB UV/OV accuracy over range	. asia., asiags	-4%		4%	
V _{OV(hyst)}	FB OV hysteresis voltage		25	55	90	mV
	TAGE TRIMMING AND MARGINING				00	
	Resolution of FB steps with trim and margin			2		mV
V _{FBTM(step)}	Transition time per trim or margin step	After soft-start time		30		μs
V _{FBTM(max)}	Maximum FB voltage with trim or margin only	Aiter sort-start time		660		mV
V _{FBTM(min)}	Minimum FB voltage with trim or margin only			480		mV
V _{FBTM(rng)}	FB voltage range with trim and margin combined		420		660	mV
V _{FBMH}	Margin high FB pin voltage	Factory default settings		660		mV
V _{FBML}	Margin low FB pin voltage	Factory default settings		540		mV
	TAGE AT AVS MODE	,				***
V _{FBAVS(step)}	Resolution of FB steps at AVS mode			2		mV
V _{FBAVS(max)}	Maximum FB voltage at AVS mode			1.5		V
	Minimum FB voltage at AVS mode			500		mV
V _{FBAVS(min)}	wiii ii ii ii ii voltaye at Avo IIIoue			500		1117

⁽⁶⁾ Please refer to PMBus command MFR_SPECIFIC_21 (OPTIONS) (E5h) section.

⁽⁷⁾ Performance is verified under application conditions.



 $T_J = -40^{\circ}$ C to 125°C, $V_{IN} = V_{VDD} = 12$ V, RT set for 500 kHz, all parameters at zero power dissipation (unless otherwise

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT	
AVS INTERF	ACE					
V _{VIO}	ASIC I/O voltage ⁽²⁾		1.8	2.5	V	
VIO		V _{VIO} = 2.5 V	1.75	2.0		
$V_{IH(avs)}$	High-level input voltage, AVSCLK, AVSDATA	V _{VIO} = 1.8 V	1.26		V	
			1.20	0.75		
$V_{IL(avs)}$	Low-level input voltage, AVSCLK, AVSDATA	V _{VIO} = 2.5 V		0.75	V	
		V _{VIO} = 1.8 V		0.54		
I _{IH(avs)}	High-level input current, AVSCLK, AVSDATA ⁽²⁾		-50	50	μΑ	
$I_{IL(avs)}$	Low-level input current, AVSCLK, AVSDATA ⁽²⁾		-50	50	μA	
f _{AVS}	AVS clock frequency range		10	30	MHz	
MEASUREME	ENT SYSTEM					
M _{VOUT(rng)}	V _{OUT} measurement range		0.5	3.6	V	
M _{VOUT(acc)}	V _{OUT} measurement accuracy ⁽⁷⁾	$V_{OUT} = 1 \text{ V}, 0^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	-0.8%	0.8%		
M _{IOUT(rng)}	I _{OUT} measurement range ⁽⁸⁾		0	50	Α	
M _{IOUT(acc)}	I _{OUT} measurement accuracy ⁽⁷⁾	$\begin{split} &I_{OUT} \geq 20 \text{ A, IOUT_CAL_GAIN} = 0.503 \text{ m}\Omega, \\ &0^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125^{\circ}\text{C, V}_{\text{CSxN}} \leq 2.5 \text{ V} \end{split}$	-640	640	mA	
PMBus INTE	RFACE ⁽⁹⁾					
V _{IH}	High-level input voltage, CLK, DATA, CNTL		2.1		V	
V _{IL}	Low-level input voltage, CLK, DATA, CNTL			0.8	V	
I _{IH}	High-level input current, CLK, DATA, CNTL	Pin voltage = 3.3 V	-10	10	μA	
I _{IL}	Low-level input current, CLK, DATA, CNTL	Pin voltage = 0 V	-10	10		
V _{OL}	Low-level output voltage, DATA, SMBALRT	I _{OUT} = 4 mA		0.4	V	
I _{OH}	High-level output open drain leakage current, DATA, SMBALRT	V _{OUT} = V _{BP5}	0	10	μА	
I _{OL}	Low-level output open drain current, DATA, SMBALRT		4		mA	
C _{OUT}	Pin capacitance, CLK, DATA ⁽²⁾			1	pF	
f _{PMB}	PMBus operating frequency range	Slave mode	10	400	kHz	
t _{BUF}	Bus free time between START and STOP ⁽²⁾		1.3			
t _{HD:STA}	Hold time after repeated START ⁽²⁾		0.6		1	
t _{SU:STA}	Repeated START set-up time ⁽²⁾		0.6		μs	
t _{SU:STO}	STOP setup time ⁽²⁾		0.6			
30.510	·	Receive mode	0			
$t_{HD:DAT}$	Data hold time ⁽²⁾	Transmit mode	300		ns	
t _{SU:DAT}	Data setup time ⁽²⁾		100		1.0	
t _{TIMEOUT}	Error signal/detect ⁽²⁾		25	35	ms	
	Cumulative clock low master extend time (2)		20	10	ms	
t _{LOW:SEXT}	Cumulative clock low master extend time (2)			25	ms	
t _{LOW:} SEXT	Clock low time (2)		1.3	25	μs	
t _{LOW}	Clock ligh time (2)		0.6		-	
t _{HIGH}	CLK/DATA fall time ⁽²⁾		0.0	200	μs	
t _{FALL}	CLK/DATA rise time (2)			300	ns	
t _{RISE}		T 0500	400	300		
t _{RETENTION}	Retention of configuration parameters (2)	T _J = 25°C	100		Year	
Write_cycles	Number of nonvolatile erase/write cycles ⁽²⁾	T _J = 25°C	20		K cycle	
PMBus ADDI						
I _{ADD}	Address pin bias current		8.775	9.75 10.725	μΑ	

The actual measurement range is limited by the IOUT_CAL_GAIN command. See the IOUT_CAL_GAIN (38h) section. The device supports both 100-kHz and 400-kHz bus speeds. The PMBus timing parameters in this table is for operation at 400 kHz. If the PMBus operating frequency is 100 kHz, refer to SMBus specification for timing parameters.




 $T_J = -40^{\circ}\text{C}$ to 125°C, $V_{IN} = V_{VDD} = 12 \text{ V}$, RT set for 500 kHz, all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INITIALIZATI	ION TIME						
t _{INI}	Initialization time after BP3 voltage is $\operatorname{ready}^{(2)}$			1		ms	
TEMPERATU	JRE SENSE AND THERMAL SHUTDOWN						
T _{SD}	Junction shutdown temperature (2)			160			
T _{HYST}	Thermal shutdown hysteresis (2)			20		°C	
I _{TSNS(ratio)}	Ratio of bias current flowing out of TSNS pin, state 2 to state 1	Non-smart power mode	9.7	10	10.3	μΑ/μΑ	
I _{TSNS(1)}	State 1 current out of TSNS pin	Non-smart power mode		10		μΑ	
I _{TSNS(2)}	State 2 current out of TSNS pin	Non-smart power mode		100		μΑ	
T _{SNS(acc)}	External temperature sense accuracy ⁽⁷⁾	-40°C ≤ T _{SNS} ≤ 125°C, Non-smart power mode	-4.5		4.5	°C	
0.10(000)	,	-40°C ≤ T _{SNS} ≤ 125°C, Smart power mode	-3		3		
T	Overtemperature fault limit ⁽²⁾	Factory default settings		125		°C	
$T_{OT(flt)}$	OT fault limit range ⁽²⁾		120		165	30	
T _{OT(warn)}	Overtemperature warning limit (2)	Factory default settings		100			
	OT warning limit range ⁽²⁾		100		140	°C	
T _{OT(step)}	OT fault/warning step			1		°C	
T _{OT(hys)}	OT fault/warning hysteresis (2)			20		°C	




6.6 Typical Characteristics



TEXAS INSTRUMENTS

Typical Characteristics (continued)





7 Detailed Description

7.1 Overview


The TPS40425 device is a PMBus synchronous buck driverless controller. It can be configured as a dual-output or single output two phase. It is also stackable up to 4 phases to support load current as high as 120 A. Interleaved phase shift for 2-, 3-, or 4-phase operation reduces the input and output ripples therefore reducing input and output capacitance.

When operating in dual-output mode, the device implements voltage mode control with input feed-forward architecture. With this architecture, the benefits are less noise sensitivity, no control instability issues for small DCR applications, and a smaller minimum controllable on-time, often desired for high conversion ratio applications. In multi-phase mode, the device implements a current-sharing loop to ensure a balance of current between phases.

The wide input voltage range supports 5-V and 12-V intermediate buses. The 0.5% reference voltage satisfies the need for precision voltage required by modern ASICs. PMBus functionality allows the TPS40425 device to program margining function, reference voltage, fault limit, UVLO threshold, soft-start time and turn-on delay time and turn-off delay time. In addition, an accurate measurement system monitors the output voltages, currents and temperatures for individual channels.



7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Asynchronous Pulse Injection (API)

The TPS40425 device implements a TI proprietary control scheme to achieve fast transient response. This scheme has the following key features:

- Voltage mode with API (asynchronous pulse injection) technology
- Fast transient response to reduce output capacitance

Figure 11 shows the control loop with API technology. The control scheme continuously senses the voltage on the COMP pin to determine a transient event that could require a sudden increase in duty-cycle. Upon detecting such an event, additional pulses are asynchronously injected in the PWM stream to quickly respond to the transient and arrest any undershoot in the output voltage.

Refer to the MFR_SPECIFIC_32 (API_OPTIONS) (F0h) section for more information.

The API response can be delayed by compensation, parasitic impedance between the output inductor and the voltage sense point. If the delay is large, the asynchronous PWM might inject too much energy and result in overshoot during load step-up. In this case, it is imperative to optimize the compensation and reduce the parasitic impedance. If these efforts cannot reduce the overshoot to an acceptable level, disable the API function.




Figure 11. API Block Diagram

7.3.2 Adaptive Voltage Scaling (AVS)

AVS provides output voltage scaling. AVSBus is a 2-wire communication link that enables bi-directional communication between one ASIC and one or more slave devices for controlling voltage scaling. The two wires required for communication are AVS_Clock and AVS_Data. The AVSBus interface could be used exclusively once PMBus has configured the device properly. The AVS commands can select channel 1 or channel 2 of slave device.

AVSBus is scalable for use with multiple slave devices, and allows for independent control of multiple rails within each slave. This scalability is achieved without sacrificing response time for simpler designs with a single slave, by means of configuration settings.

NOTE

PMBus commands are required to:

- configure the device to AVS mode
- · set AVS address for the device
- set transition slew rate of output voltage



Feature Description (continued)

7.3.3 Switching Frequency and Synchronization

A resistor from the RT pin to AGNG sets the switching frequency (f_{SW}). The R_{RT} resistor value is calculated in Equation 1 for switching frequencies below 800 kHz. For switching frequencies above 800 kHz, refer to Table 1 for R_{RT} resistor values.

$$R_{RT} = \frac{20 \times 10^9}{f_{SW}}$$

where

- R_{RT} is the resistor from RT pin to AGND, in Ω
- f_{SW} is the desired switching frequency, in Hz

The switching frequency during 3-phase operation is 1.33 times of that at 1-, 2-, or 4-phase operation with the same RT resistor value. Use Equation 2 to calculate the RT resistor value for 3-phase operation.

$$R_{RT} = \frac{26.67 \times 10^9}{f_{SW}}$$

where

- R_{RT} is the resistor from RT pin to AGND, in Ω
- f_{SW} is the desired switching frequency, in Hz

(2)

(1)

Table 1	Setting the	Switching	Frequency
I able I.	ocuilla ulc	JWILGIIIIU	I I CUUCIIC V

TIMING RESISTANCE R_{RT} (k Ω)	SWITCHING FREQUENCY f_{SW} (kHz)
11	1520
11.8	1450
12.4	1400
13	1370
15	1208
20	948
24.9	776

The accuracy of the frequency setting is ±10%. For 3-phase and 4-phase applications, the RT resistors should be identical for both the controllers. In 3-phase and 4-phase applications, the device achieves clock and phase synchronization between the two controllers by connecting the SYNC pins and PHSET pins of the master controller to the corresponding pins on the slave controller. Phase configuration indicating number of phases is set according to the PMBus manufacturer specific command MFR_SPECIFIC_22 (E6h).

The switching frequency can be synchronized by an external clock on the SYNC pin. The frequency of the SYNC signal must be 4 times the switching frequency during 1-, 2-, or 4-phase operation, and must be 3 times the switching frequency during 3-phase operation. The SYNC signal must be a square waveform with 50% duty cycle. The high-level threshold must be above 2 V, and the low-level threshold must be below 0.8 V. The change on SYNC and PHSET setting occurs only after a power re-cycle.

7.3.4 Voltage Reference

The 600-mV bandgap cell is internally connected to the non-inverting input of the error amplifier. The reference voltage is 600 mV with ±0.5% between -40°C and 125°C.

7.3.5 Output Voltage and Remote Sensing Amplifier

Setting the output voltage is very similar to that of a traditional analog controller using a voltage divider from the output to the feedback (FB) pin. The output voltage must be divided to the nominal reference voltage of 600 mV. Figure 12 shows the typical connections for the controller. The voltage at the load is sensed using the unity gain differential voltage sense amplifier. This type of sensing provides better load regulation (see electrical specifications for the maximum output voltage of the differential sense amplifier).



To prevent output voltage out of regulation, ensure the maximum allowed DIFFO1 voltage ($V_{BP5}-0.2~V$) is larger than actual output voltage at any time including when BP5 ramps down. For output voltages above the DIFFO1 pin specification, connect the output voltage directly to the junction of R1 and C1, leave DIFFO1 open and do not connect the VSNS1 pin to the output voltage. If the design includes a resistor divider before the remote sensing amplifier, the output voltage readout on PMBus is equal to the voltage between VSNS1 and GSNS1.




Figure 12. Setting the Output Voltage

$$R2 = V_{FB} \frac{R1}{(V_{OUT} - V_{FB})}$$

where

- V_{FB} is the feedback voltage
- V_{OUT} is the desired output voltage
- R1 and R2 are in the same units

DESIGN NOTE

There is no DIFFO2 pin. In dual-output mode, VSNS2 and GSNS2 are connected to the load for channel 2 and the DIFFO2 signal is used internally for voltage monitoring. Connect the output directly to the junction of R1 and C1 for channel 2 to set the output voltage and for feedback.

The feedback voltage can be changed –30% to 10% from the nominal 600 mV using PMBus commands. The output voltage can vary by the same percentage.

7.3.6 Current Sensing and Temperature Sensing Modes

The TPS40425 device can operate in two modes established by current and temperature sensing methods. The device operates in non-smart power mode with the factory default setting, and it can also operate in non-smart power mode after PMBus programing and power reboot. Refer to the MFR_SPECIFIC_21 (OPTIONS) (E5h) section for more information. Consider using the TPS40428 device if smart power mode in factory default setting is preferred in the application. Refer to the TPS40428 device datasheet (SLUSBV0) for more information.

7.3.6.1 Non Smart-Power Operation

Current sensing is based on inductor DCR (direct current resistance) sensing or a separate current sense resistor. Temperature sensing must be based on the ΔV be measurement of an external diode (x3904). This mode can be used with standard power-stages, such as the CSD95372A.

(3)



If inductor DCR is used for current sensing, the TPS40425 device compensates for the temperature variation of DCR value by using the temperature sensed at the external sensor for that channel. The temperature-compensated DCR value is used both for reporting inductor current over PMBus and for overcurrent fault and warning functions.

If a sense resistor is used for current sensing and the temperature variation of resistor value is very small, the temperature compensation in the TPS40425 device can be disabled. See the *MFR_SPECIFIC_21* (*OPTIONS*) (*E5h*) section for more information.

7.3.6.2 Smart-Power Operation.

The current sensing function in the TPS40425 device is based on sensed voltage reported by the smart power-stage (at 5 mV/A). No temperature compensation is needed on the controller side. Temperature sensing is based on the voltage reported by the smart power-stage (at 8 mV/ $^{\circ}$ C + 400 mV offset). This mode can be used with the smart power-stage (CSD95378B). During smart-power mode operation, an internal 10-x factor is applied to the current readout, therefore the IOUT CAL GAIN must be set to 0.5 m Ω instead of 5 m Ω .

NOTE

Both channels of the TPS40425 device need to operate in the same operating mode (either non smart-power or smart-power) at all times. The factory default setting is non-smart-power mode. An operation mode change occurs only after a power re-cycle.

7.3.7 Current Sensing

During non smart-power operation and while the controller uses inductor DCR for current sensing as shown in Figure 13, a filter must be used to remove the large AC component of voltage across the inductor and leave only the component of the voltage that appears across the resistance of the inductor. The values of R5 and C4 for the ideal case can be found using Equation 4. The time constant of the R-C filter should be equal to or greater than the time constant of the inductor. If the time constants are equal, the voltage appearing across C4 is the current in the inductor multiplied the inductor resistance. The voltage across C4 perfectly reflects the inductor ripple current in this case and there is no reason to have a shorter R-C time constant.

Extending the R-C filter time constant beyond the inductor time constant lowers the AC ripple component of voltage present at the current sense pins of the TPS40425 device but allows the correct DC current information to remain intact. This extension also delays slightly the response to an overcurrent event, but reduces noise in the system leading to cleaner overcurrent performance and current reporting data over the PMBus. The extension of R-C filter time slightly affects control loop during multi-phase operation, because the current information is applied to the loop to achieve current balance between the phases.

In all cases, C4 should be placed as close to current sense pins as possible to help avoid problems with noise and a decoupling capacitor connected to the CSxN pin is suggested.

$$R_5 \times C_4 \ge (\frac{L}{R_{DCR}})$$

where

- R5 and R_{DCR} are in Ω
- C4 is in F (C4 is suggested to be larger than 220 nF)
- L is in H (4)

When a sensing resistor performs the current sensing, an R-C-R filter as shown in Figure 14 is recommended to filter noise.






Figure 13. Current Sensing Using DCR

Figure 14. Current Sensing Using Sense Resistor

NOTE

The programming range of current sense element resistance is between 0.244 m Ω and 7.747 m Ω . The IOUT_CAL_GAIN command sets the value of the current sense element resistance. The maximum difference between CSP and CSN is limited to 60 mV by the current-sharing and current-limit circuit. However, under some conditions, the current-monitoring circuit has tighter limits, as follows:

- For sense element resistance between 0.244 m Ω and 0.5795 m Ω , the maximum differential voltage is 24 mV
- For sense element resistance between 0.5795 m Ω and 1.1285 m Ω , the maximum differential voltage is 40 mV
- For sense element resistance higher than 1.1285 m Ω , the maximum differential voltage is 60 mV

During smart-power operation current sense as Figure 15 shows, the design requires local bypass capacitors for the CSxN pin of the TPS40425 device and the REFIN pin of the smart power stage to avoid noise problems. The recommended value of C6 is 100 nF. Refer to the datasheet of the smart power stage for a C7 value. The two current signal traces must be routed as a differential pair on quiet area.




Figure 15. Current Sensing using Smart-Power Stage

NOTE

During smart-power mode operation, the IOUT_CAL_GAIN must be set to 0.5 m Ω .



7.3.8 Temperature Sensing

As shown in Figure 16, the non smart-power operation is selected and ΔV be measurement of external diode (x3904) is used for temperature sensing. The external diode must be placed close to the inductor if the inductor DCR is used for current sensing, so that the current readout can be more accurate with temperature compensation. It is recommended to place a 1-nF capacitor between the TSNS pin and AGND, and another 1-nF bypass capacitor for the transistor. A separate AGND trace is recommended for the TSNS signal. Route the TSNS trace and the AGND trace as a differential pair.

For temperature sensing using a smart-power stage as shown in Figure 17, the smart-power operation is selected for temperature sensing. Local bypass capacitors are recommended for the TSNS pin of the TPS40425 device and the TAO pin of the smart power stage. The total capacitance of the two bypass capacitors should not exceed 1 nF. The recommended value for both C10 and C11 is 470 pF.

In all cases, the temperature sense trace must be placed in a quiet area and be as short as possible.

NOTE

When the device is operating in non-smart power mode, the temperature sensing must be based on the Vbe measurement of the external diode. The TAO signal of power stage can not be used for temperature sensing.

When the device is operating in smart-power mode, the temperature sensing must be based on the TAO signal of power stage.





Figure 16. Temperature Sensing Using External Diode

Figure 17. Temperature Sensing Using Smart-Power Stage

7.3.9 Current Sharing

When the device operates in multi-phase mode, a current sharing loop as shown in Figure 18 maintains the current balance between phases. All phases share the same comparator voltage (V_{COMP}). The sensed current in each phase is compared first in a current share block, then to an error current and fed into COMP. The resulting error voltage is compared with the voltage ramp to generate the PWM pulse.





NOTE: All the current sharing components are integrated in the device.

Figure 18. Current Sharing

7.3.10 Linear Regulators

The TPS40425 device has two on-board linear regulators that provide suitable power for the internal circuitry of the device. These pins, BP3 and BP5 must be properly bypassed to function properly. The BP3 pin requires a minimum capacitance of 0.33 μ F connected to AGND and the BP5 pin should have approximately 1 μ F of capacitance connected to PGND. The bypass capacitors for VDD, BP5 and BP3 pins need to be placed as close to the device as possible.

7.3.11 Power Sequence Between TPS40425 Device and Power Stage

Before soft-start operation begins to generate a PWM signal, the VDD voltage for power stage must be prepared. Please refer to the power stage datasheet for VDD value. Without preparation, the TPS40425 device outputs the PWM signal at maximum duty cycle, because the power stage is not working and output voltage is not regulated.

The VDD voltage for power stage needs to be above its threshold until TPS40425 device is turned off.

7.3.12 PWM Signal

The PWM signal has three voltage levels:

- High level to turn on only the high-side MOSFET
- · Level level to turn on only the low-side MOSFET
- Tri-state level to turn off both high-side and low-side MOSFETs



The PWM pin is open during tri-state, the tri-state level is determined by the resistor-divider network in the power stage or power block. During the transition from any other level to tri-state level, the PWM drivers of the TPS40425 device actively drive the PWM pins to the initial (factory default) tri-state level of 1.6 V and remain at that level for approximately 20 ns. The PWM pins are then released to allow them return to the voltage level established by the resistor-divider network in the power stage or power block.

The initial tri-state level can be programmed to 2.5 V by PMBus register MFR_SPECIFIC_16. Refer to command description section for more information.

7.3.12.1 PWM Behavior During Soft-start Operation

Before a soft-start period, the PWM is in tri-state mode, where both the high-side switch and the low-side switch are off. During the soft-start period, the PWM behavior can be divided into three stages. In stage 1, PWM only switches between high level and tri-state level for prebias startup purpose. The high pulse width increases and tri-stage width decreases gradually. The stage 1 lasts approximately fifteen switching periods. In stage 2, low pulse occurs at the end of each switching period. Low pulse width increases and tri-stage width decreases gradually. The high pulse width in stage 2 adjusts to allow the output voltage rise up smoothly. In stage 3, tri-state level disappears, PWM switches between high level and low level only. High pulse width increases and low pulse width decreases gradually until the PWM duty circle reaches the steady state.




Figure 19. PWM Behavior During Soft-Start Operation

NOTE

The TPS40425 device and MOSFET driver must be fully compatible in order for the MOSFET driver to enter and exit tri-state operation mode correctly,

The TPS28226 MOSFET driver uses an adaptive tri-state window. Set the initial tri-state level of the TPS40425 device to the factory default level of 1.6 V in order to make the TPS28226 enter tri-state mode correctly when the PWM level goes from low to tri-state. In addition, place a 68-pF capacitor between PWM and ground.

The TPS28226 requires PWM to go high and then go low in order to exit tri-state mode. As the TPS40425 PWM switches only between high level and tri-state level during the stage 1 of soft-state, the TPS28226 is not able to exit tri-state mode until low pulse occurs in stage 2. As a result, wide PWM pulses and output voltage glitches may occur at the beginning of the soft-start period.

For existing designs using the TPS40425 and TPS28226 devices, perform a test to evaluate the impact of wide PWM pulses and output voltage glitches on the converter and the load circuit. For a new design, consider using a MOSFET driver which is fully compatible with the TPS40425 device.

7.3.13 Startup and Shutdown

The start-up and shutdown function of the device is controlled by operation command, control pin or input voltage. Figure 20 shows the TPS40425 device is controlled by both operation command and control pin. A turn-on delay and turn-off delay can be added via PMBus commands.



NOTE

If the device turns off due to a turn-off delay time, any attempt to turn on the device before the turn-off delay time expires should be avoided. The device is available to be turned on only after the turn-off delay time expires and the device has been turned off.

For 3-phase and 4-phase configurations, the turn-on delay of both controllers must be programmed to the same value. The same requirement is for turn-off delay.




Figure 20. Device Controlled by Both OPERATION and CONTROL

7.3.14 Pre-Biased Output Start-up

This controller supports pre-biased output start up. When the internal soft-start DAC voltage reaches FB voltage, the high-side MOSFET gradually turns on.

During soft-start operation, when the PWM pulse width is shorter than the minimum controllable on-time (t_{ON}) which is generally caused by the modulator and gate driver delays, pulse skipping may occur and the output might show slightly larger ripple voltage.

7.3.15 PGOOD Indication

The TPS40425 device monitors the voltage on FB pin to indicate whether the output voltage is in regulation or not. During the soft-start sequence, the PG pin is pulled to GND. After the soft-start time expires, the PG pin is released if the output voltage is within the PGOOD window (between PG_Low and PG_High). The PG pin is pulled to ground if the output voltage is below PG_Low or above PG_High.

The PMBus command MFR_SPECIFIC_07(PCT_VOUT_FAULT_PG_LIMIT can set the PG_Low and PG_High value.

7.3.16 Overcurrent Protection

The overcurrent protection uses a two-tier approach. Cycle-by-cycle current limit is implemented when the inductor peak current exceeds the set threshold. PMBus sets the current limit using the IOUT_OC_FAULT_LIMIT and IOUT_OC_WARN_LIMIT commands. After a series of three OC counts, the device turns off both high-side and low-side MOSFETs and enters hiccup mode by default. Only cycle-by-cycle current limit is applied if OC is detected during soft-start operation.

The IOUT_OC_FAULT_RESPONSE PMBus command programs the response to an OC fault. The controller can be programmed to either shut down until power-cycle, CNTLx toggling, or to shut down and attempt restart after a delay of $7 \times t_{ON_RISE}$. When channel 2 is configured as a slave, this command cannot be programmed. In such a case where channel 2 is a slave, the fault response setting for channel 1 is automatically applied to channel 2. For 3-phase and 4-phase configurations, both the controllers must be programmed for the appropriate fault response.



7.3.17 Overvoltage/Undervoltage Protection

The TPS40425 device monitors the voltage on the FB pin to provide undervoltage (UV) and overvoltage (OV) protection.

The UV protection scheme is the same as OC protection scheme. When UV fault is triggered, both the high-side and low-side MOSFETs are turned off. The IOUT_OC_FAULT_RESPONSE setting determines the controller response to UV fault. For example, if the IOUT_OC_FAULT_RESPONSE is set to restart the controller after OC fault, then the controller is internally also programmed to restart after a UV fault.

When an OV fault is triggered, the high-side MOSFET is turned off and the low-side MOSFET remains on to discharge the output. When the output returns to the regulation (PGOOD) window, the TPS40425 device begins a hard startup. This behavior is intended to protect the output against overvoltage. The response to output voltage OV fault is not programmable.

The UV and OV fault threshold values can be set by PMBus command MFR_SPECIFIC_07(PCT_VOUT_FAULT_PG_LIMIT).

When operating in dual-output mode, only the FB pin of master channel is detected for output voltage UV and OV fault. Therefore all channels take action together during a fault. Output voltage related faults are not detected on any channel configured as a slave.

7.3.18 Overtemperature Fault Protection

The over-temperature fault and warning thresholds are programmable for the external temperature sensors. In the case of an over-temperature fault, the detecting channel turns off both high-side and low-side MOSFETs. When the detected temperature cools to less than the turn-off hysteresis level, the channel attempts a restart. More information can be found in the OT FAULT LIMIT and OT WARN LIMIT command descriptions.

One on-chip temperature sensor monitors the device junction temperature. If the junction temperature of the device reaches the thermal shutdown limit (160°C typical), the PWM output signals are turned off. When the junction temperature cools to the required level (140°C typical), the PWM initiates soft-start as during a normal power-up cycle.

7.3.19 Input Undervoltage Lockout (UVLO)

The input UVLO turn-on and turn-off thresholds are set through PMBus using VIN_ON and VIN_OFF commands. These thresholds must be set for both controllers in 3-phase and 4-phase applications.

7.3.20 Fault Communication

In the case of OC, VIN_UV, VOUT_UV, or OT fault, the FLT pin for the corresponding channel is pulled low internally. In addition, if the FLT pin of any channel is pulled low externally, that channel is shut down and both high-side and low-side MOSFETs are turned off. In 3-phase and 4-phase applications, the FLT pins of all phases of a rail must be connected together. Thus, a fault on any of the phases results in all the phases of that rail to shut down. If programmed to restart after fault, the rail restarts only after each phase on the rail has released the FLT pin.

7.3.21 Fault Protection Summary

Table 2 summarizes the fault protections and associated responses.

Table 2. Fault Protections and Associated Responses

FAULT	VIN UV	ОС	VOUT UV	VOUT OV	ОТ	OTFI
Fault description	VDD voltage is above VIN_ON then drops below VIN_OFF	The sensed current is above OC fault threshold	FB voltage is below UV threshold	FB voltage is above OV threshold	Sensed external temperature is above the OT threshold	On-chip temperature is above junction shutdown threshold
Monitoring signal	VDD voltage	Voltage between CSxP and CSxN	FB voltage	FB voltage	External temperature sensed by TSNSx pin	On-chip temperature
PWM	Tri-state	Tri-state	Tri-state	Low	Tri-state	Tri-state



Table 2. Fault Protections and Associated Responses (continued)

FAULT	VIN UV	ОС	VOUT UV	VOUT OV	ОТ	OTFI
High-side MOSFET	OFF	OFF	OFF	OFF	OFF	OFF
Low-side MOSFET	OFF	OFF	OFF	ON	OFF	OFF
Hiccup/Latch	No	Determined by IOUT_OC_FAULT _RESPONSE	Determined by IOUT_OC_FAULT _RESPONSE	Hard restart after OV fault condition clears	Hiccup after temperature below reset threshold	Hiccup after temperature below reset threshold
Before Soft-start	Enabled	Disabled	Disabled	Disabled	Enabled	Enabled
During soft-start	Enabled	Cycle-by-cycle limit	Disabled	Disabled	Enabled	Enabled
After soft-start	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled

7.4 Device Functional Modes

The TPS40425 device can be configured to operate in dual-output mode or 2-phase mode. It is also stackable up to four phases. Table 3 lists the operating modes that are supported by the TPS40425.

Table 3. Operation Modes

OPERATION	LOCATION	OCATION CHANNEL		
Dual-output	Within a single device		CH1 = Master, CH2 = Master	
Two-phase	Within a single device	Within a single device CH1 = Master, CH2 = Slave		
Three phase	Detuges two devices	IC1	CH1 = Master, CH2 = Slave2	
Three-phase	Between two devices	IC2	CH1 = Slave1, CH2 = Independent	
Faurahasa	Detuces the devices	IC1	CH1 = Master, CH2 = Slave2	
Four-phase	Between two devices	IC2	CH1 = Slave1, CH2 = Slave3	

The TPS40425 device uses the remote sense amplifier of master channel to compensate for the parasitic offset to provide an accurate output voltage.

NOTE

In multi-phase operation, FB pins of slave channels must be tied to the BP5 pin of the particular device. The COMP pins of all channels in the same rail are tied together, and ISH pins are tied together, to ensure current sharing between channels. FLT pins are tied together to ensure all channels in the same rail shut down in case a fault occurs on any channel.

In 3-phase and 4-phase operation, the SYNC pins of two devices are tied together, and PHSET pins of two devices are tied together to ensure phase shift between phases.

7.5 Programming

Figure 21 shows a typical schematic for a 2-phase application. Table 4, Table 5, and Table 6 summarize pin configurations for different applications

During the layout design, route the ISH bus, COMP bus, SYNC bus and PHSET bus as short traces to reduce parasitic inductance and capacitance.



7.5.1 Multi-Phase Applications




Figure 21. Typical 2-Phase Application Schematic



Table 4. Pin Configurations for Dual Output and 2-Phase Operation

PIN NAME	DUAL OUTPUT	2-PHASE
RT	Connecting a resistor from this pin to AGND	Connecting a resistor from this pin to AGND
SYNC	Floating or connect to external clock	Floating or connect to external clock
PHSET	Floating	Floating
FB1	Inverting input to the error amplifier 1	Inverting input to the error amplifier 1
FB2	Inverting input to the error amplifier 2	Connect to BP5
COMP1	Output of the error amplifier 1	Output of the error amplifier 1, connect to COMP bus
COMP2	Output of the error amplifier 2	Connect to COMP bus
ISH1	Floating	Connect to ISH bus
ISH2	Floating	Connect to ISH bus
FLT1	Fault inductor of CH1	Connect to FLT bus
FLT2	Fault inductor of CH2	Connect to FLT bus
PG1	Power good indicator for CH1 output voltage, connect to BP5 via a pull-up resistor	Power good indicator for 2-phase output voltage, connect to BP5 via a pull-up resistor
PG2	Power good indicator for CH2 output voltage, connect to BP5 via a pull-up resistor	Floating or connect to GND
VSENS1	Positive pin of Voltage Sense Signal for CH1	Positive pin of Voltage Sense Signal for 2-phase output
GSENS1	Negative pin of Voltage Sense Signal for CH1	Negative pin of Voltage Sense Signal for 2-phase output
VSENS2	Positive pin of Voltage Sense Signal for CH2	Connect to GND is recommended. Connect to the output voltage is also allowed.
GSENS2	Negative pin of Voltage Sense Signal for CH2	Connect to GND
CNTL1	Logic level input which starts or stops CH1	Logic level input which starts or stops both channels.
CNTL2	Logic level input which starts or stops CH2	Floating
DIFFO1	Remote Sense Amplifier Output for CH1	Remote Sense Amplifier Output for 2-phase
AVSDATA	AVS data ⁽¹⁾	AVS data for 2-phase ⁽¹⁾
AVSCLK	AVS CLOCK ⁽¹⁾	AVS CLOCK for 2-phase ⁽¹⁾

⁽¹⁾ If AVS mode is disabled in both channels, AVSDATA and AVSCLK pins can be either floating or connecting to GND. If AVS mode is enabled and AVS interface is used in either channel, AVSDATA and AVSCLK must to connected to AVS host. If AVS mode is enabled and AVS_STARTUP mode is used in either channel, AVSDATA and AVSCLD must be connected to GND or a bias voltage. Refer to the MFR_SPECIFIC_16 (COMM_EEPROM_SPARE) (E0h) section for more information.



Table 5. Pin Configurations for 3-Phase and 4-Phase Operation⁽¹⁾

DEVIOE	DINI NIAME	0.000	4 8114.05
DEVICE	PIN NAME	3-PHASE	4-PHASE
	RT	Connecting a resistor from this pin to AGND, use the same RT resistor value for IC1 and IC2	Connecting a resistor from this pin to AGND, use the same RT resistor value for IC1 and IC2
	SYNC	Connect to SYNC bus	Connect to SYNC bus
	PHSET	Connect to PHSET bus	Connect to PHSET bus
	FB1	Inverting input to the error amplifier 1 of IC1	Inverting input to the error amplifier 1 of IC1
	FB2	Connect to BP5 of IC1	Connect to BP5 of IC1
	COMP1	Output of the error amplifier 1of IC1, connect to COMP bus	Output of the error amplifier 1 OF IC1, Connect to COMP bus
	COMP2	Connect to COMP bus	Connect to COMP bus
	ISH1	Connect to ISH bus	Connect to ISH bus
	ISH2	Connect to ISH bus	Connect to ISH bus
	FLT1	Connect to FLT bus	Connect to FLT bus
	FLT2	Connect to FLT bus	Connect to FLT bus
IC1 (Master)	PG1	Power good indicator for 3-phase output voltage, connect to BP5 via a pull-up resistor	Power good indicator for 4-phase output voltage, connect to BP5 via a pull-up resistor
	PG2	Floating or connect to GND	Floating or connect to GND
	VSENS1	Positive pin of Voltage Sense Signal for 3-phase output	Positive pin of Voltage Sense Signal for 4-phase output
	GSENS1	Negative pin of Voltage Sense Signal for 3-phase output	Negative pin of Voltage Sense Signal for 4-phase output
	VSENS2	Connect to GND is recommended. Connect to the output voltage is also allowed.	Connect to GND is recommended. Connect to the output voltage is also allowed.
	GSENS2	Connect to GND	Connect to GND
	CNTL1	Logic level input which starts or stops 3-phase	Logic level input which starts or stops 4-phase
	CNTL2	Floating	Floating
	DIFFO1	Remote Sense Amplifier Output for 3-phase	Remote Sense Amplifier Output for 4-phase
	AVSDATA	AVS data for 3-phase ⁽²⁾	AVS data for 4-phase ⁽²⁾
	AVSCLK	AVS CLOCK for 3-phase ⁽²⁾	AVS CLOCK for 4-phase (2)

⁽¹⁾ If one channel is not used, that channel related pins need to be connected as below table shows to avoid any damage due to noise coupling.

⁽²⁾ If AVS mode is disabled in both channels, AVSDATA and AVSCLK pins can be either floating or connecting to GND. If AVS mode is enabled and AVS interface is used in either channel, AVSDATA and AVSCLK must to connected to AVS host. If AVS mode is enabled and AVS_STARTUP mode is used in either channel, AVSDATA and AVSCLD must be connected to GND or a bias voltage. Refer to the MFR_SPECIFIC_16 (COMM_EEPROM_SPARE) (E0h) section for more information.



Table 5. Pin Configurations for 3-Phase and 4-Phase Operation⁽⁾ (continued)

DEVICE	PIN NAME	3-PHASE	4-PHASE
	RT	Connecting a resistor from this pin to AGND, use the same RT resistor value for IC1 and IC2	Connecting a resistor from this pin to AGND, use the same RT resistor value for IC1 and IC2
	SYNC	Connect to SYNC bus	Connect to SYNC bus
	PHSET	Connect to PHSET bus	Connect to PHSET bus
	FB1	Connect to BP5 of IC2	Connect to BP5 of IC2
	FB2	Inverting input to the error amplifier 2 of IC2	Connect to BP5 of IC2
	COMP1	Connect to COMP bus	Connect to COMP bus
	COMP2	Output of the error amplifier 2 of IC2	Connect to COMP bus
	ISH1	Connect to ISH bus	Connect to ISH bus
	ISH2	Floating	Connect to ISH bus
	FLT1	Connect to FLT bus	Connect to FLT bus
	FLT2	Fault indicator for CH2 of IC2	Connect to FLT bus
IC2	PG1	Floating or connect to GND	Floating or connect to GND
(Slave)	PG2	Power good indicator for CH2 output voltage of IC2, connect to BP5 via a pull-up resistor	Floating or connect to GND
	VSENS1	Connect to GND is recommended. Connection to the output voltage is also allowed.	Connect to GND is recommended. Connection to the output voltage is also allowed.
	GSENS1	Connect to GND	Connect to GND
	VSENS2	Positive pin of Voltage Sense Signal for CH2 of IC2	Connect to GND is recommended. Connect to the output voltage is also allowed.
	GSENS2	Negative pin of Voltage Sense Signal for CH2 of IC2	Connect to GND
	CNTL1	Connect to CNTL1 of IC1	Connect to CNTL1 of IC1
	CNTL2	Logic level input which starts or stops CH2 of IC2	Floating
	DIFFO1	Floating	Floating
	AVSDATA	Can be used for CH2 of IC2. (2)	See (2)
	AVSCLK	Can be used for CH2 of IC2. (2)	See (2)



Table 6. Configurations of Unused Pins

PIN NAME	NON SMART-POWER MODE	SMART-POWER MODE
SYNC	Floating	Floating
PHSET	Floating	Floating
CNTLx	Connect to GND or logic high voltage whichever turns PWM off.	Connect to GND or logic high voltage whichever turns PWM off.
SMBALERT	Pull up to BP3 via 100-kΩ resistor	Pull up to BP3 via 100-kΩ resistor
PMBDATA	Pull up to BP3 via 100-kΩ resistor	Pull up to BP3 via 100-kΩ resistor
PMBCLK	Pull up to BP3 via 100-kΩ resistor	Pull up to BP3 via 100-kΩ resistor
AVSDATA	Floating or connect to GND if AVS mode is disabled. Connect to GND is recommended.	Floating or connect to GND if AVS mode is disabled. Connect to GND is recommended.
AVSCLK	Floating or connect to GND if AVS mode is disabled. Connect to GND is recommended.	Floating or connect to GND if AVS mode is disabled. Connect to GND is recommended.
VSENSx	Connect to GND is recommended. Connect to the output voltage is also allowed.	Connect to GND is recommended. Connect to the output voltage is also allowed.
GSENSx	Connect to GND	Connect to GND
COMPx	Floating	Floating
FBx	Connect to GND	Connect to GND
FLTx	Floating	Floating
CSxP	Connect to GND	Connect to CSxN only
CSxN	Connect to GND	Connect to CSxP only
TSNSx	Floating	Connect to GND
ISHx	Floating	Floating
PGx	Connect to GND	Connect to GND
PWMx	Floating	Floating
DIFFO1	Floating	Floating

7.6 Register Maps

7.6.1 PMBus General Description

Timing and electrical characteristics of the PMBus can be found in the PMB Power Management Protocol Specification, Part 1, revision 1.1 available at http://PMBus.org. The TPS40425 device supports both the 100-kHz and 400-kHz bus timing requirements. The TPS40425 device does not stretch pulses on the PMBus when communicating with the master device.

Communication over the TPS40425 device PMBus interface can support the packet error checking (PEC) scheme if desired. If the master supplies CLK pulses for the PEC byte, PEC is used. If the CLK pulses are not present before a STOP, the PEC is not used.

The TPS40425 device supports a subset of the commands in the PMBus 1.1 specification. Most of the controller parameters can be programmed using the PMBus and stored as defaults for later use. All commands that require data input or output use the literal format. The exponent of the data words is fixed at a reasonable value for the command and altering the exponent is not supported. Direct format data input or output is not supported by the TPS40425 device. See the Supported PMBus Commands section for specific details.

The TPS40425 device also supports the SMBALERT response protocol. The SMBALERT response protocol is a mechanism by which a slave (the TPS40425 device) can alert the bus master that it wants to talk. The master processes this event and simultaneously accesses all slaves on the bus (that support the protocol) through the alert response address. Only the slave that caused the alert acknowledges this request. The host performs a modified receive byte operation to get the slave's address. At this point, the master can use the PMBus status commands to query the slave that caused the alert. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.



Register Maps (continued)

The TPS40425 device contains non-volatile memory that is used to store configuration settings and scale factors. The settings programmed into the device are not automatically saved into this non-volatile memory though. The STORE_USER_ALL command must be used to commit the current settings to non-volatile memory as device defaults. The settings that are capable of being stored in non-volatile memory are noted in their detailed descriptions.

7.6.2 PMBus Functionality

7.6.2.1 PMBus Address

The PMBus specification requires that each device connected to the PMBus have a unique address on the bus. The TPS40425 device has 64 possible addresses (0 through 63 in decimal) that can be assigned by connecting resistors from the ADDR0 and ADDR1 pins to AGND. The address is set in the form of two octal (0-7) digits, one digit for each pin. ADDR1 is the high-order digit an ADDR0 is the low-order digit.

During PMBus communication, the PMBus address of TPS40425 device is the concatenation of '0b'+ADDR1+ADDR0. The R/W bit of PMBus protocol is added at the end of address to make it net 8-bit wide.

Table 7 shows the E96 series resistors suggested for each digit value.

CAUTION

Use only the resistor values listed in Table 7 to correctly set PMBus address. Using any other value might result in an incorrect PMBus address.

Table	7.	E96	Series	Resistors
			(1)	

DIGIT	RESISTANCE (kΩ)
0	8.45
1	16.2
2	25.5
3	37.4
4	54.9
5	84.5
6	133
7	200

(1) Resistor values include a 1% tolderance

The TPS40425 also detects values that are out of range on the ADDR0 and ADDR1 pins. If either pin is detected as having an out of range resistance connected to it, the device continues to respond to PMBus commands, but at address 127, which is outside of the possible programmed addresses. It is possible but not recommended to use the device in this condition, especially if other TPS40425 devices are present on the bus or if another device could possibly occupy the 127 address.

NOTE

Some addresses are reserved by SMBus specification and must not be used by or assigned to SMBus slave device. Refer to SMBus specification for more information.



7.6.2.2 PMBus Connections

The TPS40425 device supports both the 100-kHz and 400-kHz bus speeds. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 on the System Management Bus (SMBus) Specification V2.0 for the 400-kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus website, smbus.org.

7.6.2.3 PMBus Data Format

There are three data formats supported in PMBus form commands that require representation of a literal number as their argument (commands that set thresholds, voltages or report such). A compatible device needs to only support one of these formats. The TPS40425 device supports the linear data format only for these commands. In this format, the data argument consists of two parts, a mantissa and an exponent. The number represented by this argument can be expressed as shown in Equation 5.

$$Value = Mantissa \times 2^{exponent}$$
 (5)

7.6.2.4 PMBus Output Voltage Adjustment

The nominal output voltage of the converter can be adjusted using the VREF_TRIM command. See the VREF_TRIM command description for the format of this command as used in the TPS40425 device. The adjustment range is between –20% and 10% from the nominal output voltage. The VREF_TRIM command is typically used to trim the final output voltage of the converter without relying on high-precision resistors being used in Figure 12. The resolution of the adjustment is 2 mV for each step. The nominal output for margining and VREF_TRIM remains limited to between –30% and 10%. Exceeding this range is not supported.

The TPS40425 device operates in three states that determine the actual output voltage:

- No output margin
- · Margin high
- Margin low

7.6.2.4.1 No Margin Voltage

$$V_{FB} = VREF_TRIM + 0.6$$
 (6)

7.6.2.4.2 Margin High Voltage State

$$V_{FB} = STEP_VREF_MARGIN_HIGH + VREF_TRIM + 0.6$$
(7)

7.6.2.4.3 Margin Low State

where

- V_{FB} is the FB pin voltage
- VREF_TRIM is the offset voltage in volts to be applied to the output voltage
- VREF MARGIN HIGH is the requested margin high voltage
- VREF_MARGIN_LOW is the requested margin low voltage
 (8)

7.6.3 Reading the Output Current

The average output current for the converter is readable using the READ_IOUT command. The results of this command support only positive or current sourced from the converter. If the converter is sinking current the result of this command is a reading of 0 A.

7.6.4 Soft-Start Time

The TPS40425 device supports several soft-start times from $600~\mu s$ to 9 ms selected by the TON_RISE PMBus command. See the command description for full details on the levels and implementation. When selecting the soft-start time, ensure that the charging current for the output capacitors is carefully considered. In some applications (for example, those with large amounts of output capacitance) this current can lead to problems with nuisance tripping of the overcurrent protection circuitry. To ensure that these problems do not happen, the output capacitor charging current should be included when considering where to set the overcurrent threshold. The output capacitor charging current can be found using Equation 9:



$$I_{CAP} = \frac{(V_{OUT} \times C_{OUT})}{t_{SS}}$$

where

- I_{CAP} is the startup charging current of the output capacitance in A
- V_{OUT} is the output voltage of the converter in V
- C_{OUT} is the total output capacitance in F
- t_{SS} is the selected soft-start time in seconds

(9)

With the charging current calculated, the overcurrent threshold can then be calibrated to the sum of the maximum load current and the output capacitor charging current plus some margin. The amount of margin required depends on the individual application, but 25% is a suggested starting point. More or less may be required.

NOTE

For 3-phase and 4-phase configurations, the soft-start time of both controllers must be programmed to the same value.

7.6.5 Turn-On/Turn-Off Delay and Sequencing

The TPS40425 device provides many sequencing options. Using the ON_OFF_CONFIG command, each rail can be configured to start-up whenever the input is not in undervoltage lockout or to additionally require a signal on the CNTLx pin and/or receive an update to the OPERATION command over PMBus.

When the gating signal as specified by ON_OFF_CONFIG is reached for that rail, a programmable turn-on delay can be set with TON_DELAY. The rise time can be programmed with TON_RISE. When the specified signal(s) are set to turn the output off, a programmable turn-off delay set by TOFF_DELAY is used before switching is inhibited. More information can be found in the PMBus command descriptions.

When the output voltage is within the PGOOD limits after the start-up period, the PGOOD pin is asserted. This can be connected to the CNTL pin of another rail in dual-output mode or on another device to control turn-on and turn-off sequencing.

7.7 Supported PMBus Commands

The TPS40425 device supports the following commands from the PMBus 1.1 specification.



Table 8. PMBus Factory Default Setting

CODE	COMMAND NAME	WORD/BYTE	DESCRIPTION: PMBus Command	USER WRITABLE	FACTORY DEFAULT VALUE
00h	PAGE	Byte	Locates separate PMBus command lists in multiple output environments	Yes	0XXX XXX0
01h	OPERATION	Byte	Turn the unit on and off in conjunction with the input from the CONTROL pin. Set the output voltage to the upper or lower MARGIN VOLTAGES.	Yes	0X00 00XX
02h	ON_OFF_CONFIG	Byte	Configures the combination of CONTROL pin input and serial bus commands needed to turn the unit on and off. This includes how the unit responds when power is applied.	Yes	XXX1 0110
03h	CLEAR_FAULTS	Byte	Clears all fault status registers to 0x00. The "Unit is Off" bit in the status byte is not cleared when this command is issued.	Yes ⁽¹⁾	NONE
10h	WRITE_PROTECT	Byte	Prevents unwanted writes to the device.	Yes	000X XXXX
15h	STORE_USER_ALL	Byte	Saves the current configuration into the User Store. Note: This command writes to Non-Volatile Memory.	Yes ⁽¹⁾	NONE
16h	RESTORE_USER_ALL	Byte	Restores all parameters to the settings saved in the User Store.	Yes ⁽¹⁾	NONE
19h	CAPABILITY	Byte	PEC,SPD,ALRT	No	1011 0000
20h	VOUT_MODE	Byte	Read-Only Mode Indicator. The data format is linear with an exponent of -9	No	0001 0111
35h	VIN_ON	Word	Sets the value of the input voltage at which the unit should start power conversion	Yes	1111 0000 0001 0001
36h	VIN_OFF	Word	Sets the value of the input voltage at which the unit should stop power conversion.	Yes	1111 0000 0001 0000
38h	IOUT_CAL_GAIN	Word	Sets the ratio of the voltage at the current sense pins to the sensed current.	Yes	1000 0000 0010 0001
39h	IOUT_CAL_OFFSET	Word	Nulls any offsets in the output current sensing circuit.	Yes	1110 0000 0000 0000
46h	IOUT_OC_FAULT_LIMIT	Word	Sets the value of the output current, in amperes, that causes the overcurrent detector to indicate an overcurrent fault condition.	Yes	1111 1000 0011 1100
47h	IOUT_OC_FAULT_RESPONSE	Byte	Instructs the device on what action to take in response to an output overcurrent fault.	Yes	0011 1111
4Ah	IOUT_OC_WARN_LIMIT	Word	Sets the value of the output current that casues an output overcurrent warning.	Yes	1111 1000 0011 0110
4Fh	OT_FAULT_LIMIT	Word	Overtemperature Fault Threshold	Yes	0000 0000 0111 1101
5lh	OT_WARN_LIMIT	Word	Overtemperature Warning Threshold Yes 0000		0000 0000 0110 0100
61h	TON_RISE	Word	Target Soft-Start Rise Time Yes 1110		1110 0000 0010 1011
78h	STATUS_BYTE	Byte	Single byte status indicator	No	0x00 0000

⁽¹⁾ No data bytes are sent, only the command code is sent.



Table 8. PMBus Factory Default Setting (continued)

CODE	COMMAND NAME	WORD/BYTE	DESCRIPTION: PMBus Command	USER WRITABLE	FACTORY DEFAULT VALUE
79h	STATUS_WORD	Word	Full 2-byte status indicator	No	0000 0000 0x00 0000
7Ah	STATUS_VOUT	Byte	Output Voltage Fault Status Detail	No	0000 0000
7Bh	STATUS_IOUT	Byte	Output Current Fault Status Detail	No	0000 0000
7Dh	STATUS_TEMPERATURE	Byte	Temperature Fault Status Detail	No	0000 0000
7Eh	STATUS_CML	Byte	Communication, Memory, and Logic Fault Status Detail	No	0000 0000
80h	STATUS_MFR_SPECIFIC	Byte	Manufacturer Specific Fault Status Detail.	No	0000 0000
8Bh	READ_VOUT	Word	Read output voltage	No	0000 0000 0000 0000
8Ch	READ_IOUT	Word	Read output current	No	1110 0000 0000 0000
8Eh	READ_TEMPERATURE_2	Word	Read off-chip temp sensor	No	1111 0000 0110 0100
98h	PMBUS_REVISION	Byte	PMBus Revision Information	No	0001 0001
D0h	MFR_SPECIFIC_00	Word	User scratch pad	Yes	0000 0000 0000 0000
D4h	MFR_SPECIFIC_04	Word	VREF_TRIM	Yes	0000 0000 0000 0000
D5h	MFR_SPECIFIC_05	Word	STEP_VREF_MARGIN_HIGH	Yes	0000 0000 0001 1110
D6h	MFR_SPECIFIC_06	Word	STEP_VREF_MARGIN_LOW	Yes	1111 1111 1110 0010
D7h	MFR_SPECIFIC_07	Byte	PCT_VOUT_FAULT_PG_LIMIT Ye		XXXX XX00
D8h	MFR_SPECIFIC_08	Byte	SWQUENCE_TON_TOFF_DELAY Yes		000X 000X
E0h	MFR_SPECIFIC_16	Word	COMM_EEPROM_SPARE	Yes	0011 xxxx xxxx xxxx
E5h	MFR_SPECIFIC_21	Word	IC options	Yes	0111 1100 0000 0000
E6h	MFR_SPECIFIC_22	Word	PWM_OSC_SELECT	Yes	0000 0000 0000 0000
E7h	MFR_SPECIFIC_23	Word	Paged and Common MASK_SMBALERT	Yes	0000 0000 0000 0000
E9h	MFR_SPECIFIC_25	Word	AVS_CONFIG	Yes	0000 0000 0000 0010
EAh	MFR_SPECIFIC_26	Word	AVS_ADDRESS	Yes	0000 0000 0000 0101
EBh	MFR_SPECIFIC_27	Word	AVS_DAC_DEFAULT	Yes	0000 0001 1111 0100
ECh	MFR_SPECIFIC_28	Word	AVS_CLAMP_HI	Yes	0000 0010 1110 1110
EDh	MFR_SPECIFIC_29	Word	AVS_CLAMP_LO	Yes	0000 0000 1111 1010
EFh	MFR_SPECIFIC_30	Word	Temperature Offset Yes 1111 100		1111 1000 0000 0000
F0h	MFR_SPECIFIC_32	Word	API options	Yes	0000 0000 0000 0000
FCh	MFR_SPECIFIC_44	Word	Device Code, Unique Code to ID part number	No	0000 0000 1100 0011



7.7.1 PAGE (00h)

Format	Unsigned binary integer
Description	The PAGE command provides the ability to configure, control, and monitor through only one physical address both channels (outputs) of TPS40425.
Default	0XXX XXX0 (binary)

PAGE							
r/w	r	r	r	r	r	r	r/w
7	6	5	4	3	2	1	0
PA	Χ	X	X	X	X	X	P0

Bits	Field Name	Description
7, 0	PA, P0	 00: (Default) All commands address the first channel 01: All commands address the second channel 10: Illegal input - ignore this write, take no action 11: All commands address both channels If PAGE = 11, any then read commands point to PAGE0 always.
 6:1	X	X indicates writes are ignored and reads are 0. Any values written to read-only registers are ignored.

7.7.2 **OPERATION (01h)**

Format N/A

Description The OPERATION command is used to turn the device output on or off in conjunction with the input from the CNTLx pin (where x = 1 for channel 1 and x = 2 for channel 2). It is also used to set the output voltage to the upper or lower

MARGIN levels

OPERATION is a paged register. In order to access OPERATION register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access OPERATION register for channel 2 of TPS40425 device, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. An attempt to read and write the SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

Default 0X0000XX (binary)

PAGE0, PAGE1							
r/w	r	r/w	r/w	r/w	r/w	r	r
7	6	5	4	3	2	1	0
On	0	Margin X				X	

Bits	Field Name	Description
7	On	 (Format: binary) The On bit is used to enable to IC via PMBus. The necessary condition for this bit to be effective is that the cmd bit in the ON_OFF CONFIG register is set high. However, the cmd bit being high is not a sufficient condition to enable the IC via the On bit, as specified below: 0: (Default) The device output is not enabled via PMBus. 1: The device output is enabled if: a. The supply voltage VIN is greater than the VIN_UVLO threshold, the cmd bit is high, and b. The bit cpr in the ON_OFF CONFIG register is low, or c. The bit cpr is high and the CNTL_EN pin is enabled (high or low).
6	0	X: Default
5:2	Margin	(Format: binary) If Margin Low is enabled, load the value from the STEP_VREF_MARGIN_LOW command. If Margin High is enabled, load the value from the STEP_VREF_MARGIN_HIGH command. (See PMBus spec for more information) 0000: (Default) Margin Off 0101: Margin Low (Ignore Fault) 0110: Margin Low (Act On Fault) 1001: Margin High (Ignore Fault) 1010: Margin High (Act On Fault) Note: Any values written to read-only registers are ignored.



Bits	s Field	Name Des	cription
1:0	X		Default dicates writes are ignored and reads are 0. Any values written to read-only registers are red.

7.7.3 ON_OFF_CONFIG (02h)

Format N/A

DescriptionThe ON_OFF_CONFIG command configures the combination of CONTROL pin input and serial bus commands

needed to turn the unit on and off.

ON_OFF_CONFIG is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. An attempt to read and write the SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

However, note that page 0 (channel 1) fault status bits (and associated smbalert state) should be capable of being cleared by toggling CNTL1 pin even if channel 1 is a slave. If channel 2 is a slave, then CNTL2 pin is disabled but toggling the CNTL1 pin should also clear page 1 (channel 2) fault status bits and related smbalert state. (The is recommendation is to tie together CNTL1 pins of both TPS40425 ICs in a multiphase configuration).

Default XXX10110 (binary)

PAGE0, PAGE1							
			r/w ^E	r/w ^E	r/w ^E	r/w ^E	r
7	6	5	4	3	2	1	0
X	X	X	pu	cmd	cpr	pol	сра

Bits	Field Name	Description
7:5	Х	X indicates writes are ignored and reads are 0.
4	pu	(Format: binary) Sets the default to either operate any time power is present or for the on/off to be controlled by CONTROL pin and/or PMBus commands. This bit is used in conjunction with the 'cp', 'cmd', and 'on' bits to determine start up. 0: Device powers up any time power is present regardless of state of the CONTROL pin. 1: (Default) Device does not power up until commanded by the CNTL_EN pin and/or OPERATION command as programmed in bits [3:0] of the ON_OFF_CONFIG register.
3	cmd	(Format: binary) The cmd bit controls how the device responds to commands received via the serial PMBus. This bit is used in conjunction with the 'cpr', 'pu', and 'on' bits to determine start up. 0: (Default) Device ignores the on bit in the OPERATION command. 1: Device responds to the on bit in the OPERATION command, as explained above.
2	cpr	(Format: binary) Set the CNTL_EN pin response. This bit is used in conjunction with the 'cmd', 'pu', and 'on' bits to determine start up. The cpr bit being high is a necessary but not sufficient condition to enable the IC via the CNTL_EN pin: 0: Device ignores the CNTL_EN pin, i.e., on/off is controlled only by the OPERATION command 1: (Default) The device output is enabled if: a. The supply voltage VIN is greater than the VIN_UVLO threshold, and the CNTL_EN pin i active (high or low), and b. The bit cmd in the ON_OFF CONFIG register is low, or c. The bit cmd is high and the bit on in the OPERATION register is high.
1	pol	(Format: binary) Polarity of the CONTROL pin 1: (Default) CONTROL pin is active high 0: CONTROL pin is active low To change this value, the user must change this value in the register, save it to the EEPROM and then reboot the device via power down for the new value to take effect.
0	сра	(Format: binary) Sets CONTROL pin action when commanding the unit to turn off. 0: (Default) Use the programmed turn-off delay. Note: Any values written to read-only registers are ignored on write and returns a '0' when read.



7.7.4 CLEAR_FAULTS (03h)

Format

N/A

Description CL

CLEAR_FAULTS is a paged command. In order to issue this command for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to issue this command for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

The CLEAR_FAULTS command is used to clear any fault bits that have been set. This command simultaneously clears all bits in all status registers in the selected PAGE. At the same time, the device negates (clears, releases) its SMB_ALERT signal output if the device is asserting the SMB_ALERT signal.

The CLEAR_FAULTS command does not cause a unit that has latched off for a fault condition to restart. If the fault is still present when the bit is cleared, the fault bit shall immediately be set again and the host notified by the usual means.

Bits	Field Name	Description
7:0		No data bytes are sent, only the command code is sent.

7.7.5 WRITE_PROTECT (10h)

Format N/A

Description

The WRITE_PROTECT command is used to control writing to the PMBus device. The intent of this command is to provide protection against accidental changes. This command is not intended to provide protection against deliberate or malicious changes to a device's configuration or operation. All supported commands may have their parameters read, regardless of the WRITE_PROTECT settings.

Note: Valid setting of WRITE_PROTECT[7:5] bits disables the RESTORE_USER_ALL command's ability to restore EEPROM data to protected PMBus Control/Status Registers (CSRs). However, an EEPROM (via the

RESTORE_USER_ALL execution) restores the data to any registers that remain unprotected (either by a valid WRITE_PROTECT[7:5] setting, or by any invalid setting of these bits). No WRITE_PROTECT[7:5] bit setting affects the Reset-Restore operation. All registers having EEPROM support get updated. Likewise, STORE_USER_ALL command operation remains unaffected.

Default 000XXXXX (binary)

The default power-up state can be changed using the STORE_USER_ALL command.

r/w ^E	r/w ^E	r/w ^E					
7	6	5	4	3	2	1	0
bit7	bit6	bit5	Х	Х	Х	Х	Х

Bits	Field Name	Description
7	bit7	(Format: binary) 0: (Default) See table below. 1: Disable all writes except for the WRITE_PROTECT command. (bit5 and bit6 must be 0 to be valid data)
6	bit6	(Format: binary) 0: (Default) See table below. 1: Disable all writes except for the WRITE_PROTECT, OPERATION, and PAGE commands. (bit5 and bit7 must be 0 to be valid data)
5	bit5	(Format: binary) 0: (Default) See table below. 1: Disable all writes except for the WRITE_PROTECT, OPERATION, PAGE, and ON_OFF_CONFIG commands. (bit6 and bit7 must be 0 to be valid data)
4:0	Х	X indicates writes are ignored and reads are 0. Note: Any values written to read-only registers are ignored.

Invalid data written to WRITE_PROTECT[7:5] causes the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers to be set. INVALID DATA ALSO RESULTS IN NO WRITE PROTECTION (WRITE_PROTECT = 00h)!

Data Byte Value	Action
1000 0000	Disables all WRITES except to the WRITE_PROTECT command.
0100 0000	Disables all WRITES except to the WRITE_PROTECT, OPERATION, and PAGE commands.
0010 0000	Disables all WRITES except to the WRITE_PROTECT, OPERATION, PAGE, and ON_OFF_CONFIG commands.



7.7.6 STORE_USER_ALL (15h)

Format

N/A

Description

Store all of the current storable register settings in the EEPROM memory as the new defaults on power up. It is permitted to use the STORE_USER_ALL command while the device is operating. However, the device may be unresponsive during the write operation with unpredictable memory storage results. It is recommended to turn the device output off before issuing this command.

EEPROM programming faults set the 'cml' bit in the STATUS_BYTE and the 'oth' bit in the STATUS_CML registers.

7.7.7 RESTORE_USER_ALL (16h)

Format

N/A

Description

Write EEPROM data to those registers which: (1) have EEPROM support, and; (2) are unprotected according to

current setting of the WRITE_PROTECT[7:5] bits.

It is permitted to use the RESTORE_USER_ALL command while the device is operating. However, the device may be unresponsive during the copy operation with unpredictable, undesirable or even catastrophic results. It is

recommended to turn the device output off before issuing this command.

Bits	Field Name	Description
7:0		No data bytes are sent, only the command code is sent.

7.7.8 CAPABILITY (19h)

Format	N/A	N/A									
Description	This comm	This command provides a way for a host system to determine some key capabilities of this PMBus device.									
Default	10110000	10110000 (binary)									
r	r	r	r	r	r	r	r				
7	6	5	4	3	2	1	0				
DEC	SPD ALPT Pecanical										

Bits	Field Name	Description
7	PEC	(Format: binary) Packet Error Checking is supported. 1: Default Note: Any values written to read-only registers are ignored.
6:5	SPD	(Format: binary) Maximum supported bus speed is 400 kHz. 01: Default Note: Any values written to read-only registers are ignored.
4	ALRT	(Format: binary) This device does have a SMB_ALERT pin and does support the SMBus Alert Response Protocol. 1: Default Note: Any values written to read-only registers are ignored.
3:0	Reserved	Reserved bits. 0000: Default

7.7.9 VOUT_MODE (20h)

Format	N/A
Description	The PMBus spec dictates that the data word for the VOUT_MODE command is one byte that consists of a 3-bit Mode and 5-bit parameter, as shown below. If a host sends a VOUT_MODE command for a write to TPS40425, the device rejects the VOUT_MODE command, declare a communication fault for invalid data and respond as described in PMBus specification II section 10.2.2.
Default	00010111 (binary)

39



r	r	r	r	r	r	r	r		
7	6	5	4	3	2	1	0		
	Mode				Exponent				
Bits	Field Name	Descriptio	Description						
7:5	Mode		(Format: binary) 000: (Default) Linear Format						
4:0	Exponent	10111: (De	(Format: two's complement binary) 10111: (Default) Exponent value = -9 Note: Any values written to read-only registers are ignored.						



7.7.10 VIN ON (35h)

The VIN_ON command sets the value of the input voltage at which the unit should start power conversion assuming all other conditions are met.

Values written within the supported VIN range are mapped to the nearest supported increment.

The supported VIN_ON values are:

4.25 (default)	4.5	4.75	5	5.25	5.5	5.75
6	6.25	6.5	6.75	7	7.25	7.5
7.75	8	8.25	8.5	8.75	9	9.25
9.5	10	10.5	11	11.5	12	12.5
13	14	15	16			

Format Linear

Description Attempts to write values outside of the acceptable range are treated as invalid data – in effect, the 'cml' bit in the

STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register are set, and SMB_ALERT asserted. Additionally, the value of VIN_ON remains unchanged. Maintaining values within "acceptable range" also indicates

that writes to VIN_ON should not attempt to set its value less than that of VIN_OFF.

Default The default setting results in a real VIN_ON of 4.25 V

The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r	r/w ^E						
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		Exponen	t		Mantissa										

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11110 (bin) –2 (dec) (equivalent LSB = 0.25 V) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) This is the Mantissa for the linear format. Default: 000 0001 0001 (bin) 17 (dec) (equivalent VIN_ON voltage = 4.25 V) Minimum: 000 0001 0001 (bin) 17 (dec) (equivalent VIN_ON voltage = 4.25 V) Maximum: 000 0100 0000 (bin) 64 (dec) (equivalent VIN_ON voltage = 16 V) Note: Any values written to read-only registers are ignored.

7.7.11 VIN_OFF (36h)

The VIN_OFF command sets the value of the input voltage at which the unit should stop power conversion.

Values written within the supported VIN range are mapped to the nearest supported increment.

The supported VIN_ON values are:

4 (default)	4.25	4.5	4.75	5	5.25	5.5
5.75	6	6.25	6.5	6.75	7	7.25
7.5	7.75	8	8.25	8.5	8.75	9
9.25	9.75	10.25	10.75	11.25	11.75	12.25
12.75	13.75	14.75	15.75			

Format Linear

Description

Attempts to write values outside of the acceptable range are treated as invalid data — in effect, the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register are set, and SMB_ALERT asserted.

STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register are set, and SMB_ALERT asserted.

Additionally, the value of VIN_OFF remains unchanged. Maintaining values within "acceptable range" also indicates

that writes to VIN_OFF should not attempt to set its value equal to or higher than that of VIN_ON.

Default The default setting results in a real VIN_OFF of 4 V



r	r	r	r	r	r	r	r	r	r/w ^E						
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		Exponent	t							Mantissa	l				
Bi	ts	Field Na	me	De	escriptio	n									
7:	:3	Exponen	t	Ťł De Tł	(Format: two's complement) This is the exponent for the linear format. Default: 11110 (bin) -2 (dec) These default settings are not programmable. Note: Any values written to read-only registers are ignored.										
2: 7:	-	Mantissa	ı	(Format: two's complement) This is the linear format Mantissa. Default: 000 0001 0000 (bin) 16 (dec) (equivalent VIN_OFF voltage = 4 V) Minimum: 000 0001 0000 (bin) 16 (dec) (equivalent VIN_OFF voltage = 4 V) Maximum: 000 0011 1111 (bin) 63 (dec) (equivalent VIN_OFF voltage = 15.75 V) Note: Any values written to read-only registers are ignored.											

7.7.12 IOUT_CAL_GAIN (38h)

Format

Linear

Description

The IOUT_CAL_GAIN is the ratio of the voltage at the current sense element to the sensed current. The units are ohms. The effective current sense element is the DCR of the inductor. The default setting is $0.5~\text{m}\Omega$. The resolution is $15.26~\mu\Omega$. The range is $0.244~\text{to}~7.747~\text{m}\Omega$.

When TPS40425 operates with TI power stage CSD95378B the IOUT_CAL_GAIN needs to be set to 0.5 m Ω for correct current readout.

With regards to multi-phase operation: The user can always write to PAGE 0 (channel 1). PAGE 1 (channel 2) can be written only if it is a master (in effect, the user can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE 0 value is used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

IOUT_CAL_GAIN is a paged register. In order to access this register for channel 1 of the TPS40425 device,

PAGE[7],[0] must be set to 00. In order to access this register for channel 2 of TPS40425 controller,

PAGE[7],[0] must be set to 01. For simultaneous access of channels 1 and 2,

PAGE[7],[0] command must be set to 11

Default

The default setting results in a real IOUT_CAL_GAIN of 0.5035 m Ω . The default power-up state can be changed using the STORE_USER commands.

PAGE0	, PAGE1														
r	r	r	r	r	r	r	r/w ^E								
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		Exponent	t		Mantissa										

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 10000 (bin) -16 (dec) (15.26 $\mu\Omega$) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) This is the linear format Mantissa. Default: 000 0010 0001 (bin) 32 (dec) (32 × 15.26 μ Ω = 0.5035 m Ω) Minimum 016 (dec) = 16 × 15.26 μ Ω = 0.244 m Ω Maximum 508 (dec) = 508 × 15.26 μ Ω = 7.747 m Ω Note: Any values written to read-only registers are ignored.



7.7.13 IOUT CAL OFFSET (39h)

Format

Linear

Description

The IOUT_CAL_OFFSET is used to compensate for offset errors in the READ_IOUT command, the IOUT_OC_FAULT_LIMIT command and the IOUT_OC_WARN_LIMIT command. The units are amps. The default setting is 0 A. The resolution is 62.5 mA. The range is 3.9375 A to -4 A. Values outside the valid range are not checked and become aliased into the valid range. For example, 1110 0100 0000 0001 has an expected value of -63.9375 A but results in 1110 0111 1111 0001 which is -3.9375 A. This change occurs because the read-only bits are fixed. The exponent is always -4 and the 5 msb bits of the mantissa are always equal to the sign bit. IOUT_CAL_OFFSET is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE[7],[0] must be set to 00. In order to access this register for channel 2 of TPS40425 controller, PAGE[7],[0] must be set to 01. For simultaneous access of channels 1 and 2, PAGE[7],[0] command must be set to 11. With regards to multi-phase operation: The user can always write to PAGE 0 (channel 1). PAGE 1 (channel 2) can be written only if it is a master (i.e. the user can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value are used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC

fault and triggering of SMB_ALERT.

Default

The default power-up state can be changed using the STORE_USER commands.

PAGE0	PAGE0, PAGE1 ⁽¹⁾														
r	r	r	r	r	r/w ^E	r [*]	r [*]	r [*]	r [*]	r/w ^E					
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		Exponent	t			Mantissa									

(1) r* bits change for sign extension but are not otherwise programmable

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11100 (bin) -4 (dec) (lsb = 62.5 mA) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) This is the linear format Mantissa. Default: 0 (bin) 0 (dec) Bits 1:0, and 7:6 changes for sign extension but are not otherwise programmable Note: Any values written to read-only registers are ignored.

7.7.14 IOUT OC FAULT LIMIT (46h)

Format

Description

The IOUT_OC_FAULT_LIMIT command sets the value of the output current, in amperes, that causes the overcurrent detector to indicate an over-current fault condition. The IOUT_OC_FAULT_LIMIT should always be set to equal to or greater than the IOUT_OC_WARN_LIMIT. Writing a value to IOUT_OC_FAULT_LIMIT less than IOUT_OC_WARN_LIMIT causes the device to set the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers and assert SMB_ALERT.

IOUT_OC_FAULT_LIMIT is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11

With regards to multi-phase operation: The user can always write to PAGE 0 (channel 1). PAGE 1 (channel 2) can be written only if it is a master (in effect, the user can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

Default

1111 1000 0011 1100 (binary)

The default setting results in a real IOUT OC FAULT LIMIT of 30 A.



PAGE0	, PAGE1														
r	r	r	r	r	r	r	r	r	r/w ^E						
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	Exponent					Mantissa									

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11111 (bin) -1 (dec) (0.5 A) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) Default: 000 0011 1100 (bin) 60 (dec) (equivalent analog OC = 30 A) Minimum: 000 0000 0110 (bin) 6 (dec) (equivalent analog OC = 3 A) Maximum: 000 0110 0100 (bin) 100 (dec) (equivalent analog OC = 50 A). Note: Any values written to read-only registers are ignored.

7.7.15 IOUT_OC_FAULT_RESPONSE (47h)

Format

Unsigned binary

Description

The IOUT_OC_FAULT_RESPONSE command instructs the device on what action to take in response to an IOUT_OC_FAULT_LIMIT or a VOUT under-voltage (UV) fault. When an OC fault is triggered, the device also:

- Sets the OCF bit in the STATUS_BYTE
- Sets the OCFW and OCF bits in the STATUS_WORD
- Sets the OCF and OCW bits in the STATUS_IOUT register
- Asserts SMB_ALERT, and notifies the host as described in section 10.2.2 of the PMBus Specification.
 Bits [2:0] are hard-wired to 0x7 (3'b111) to indicate the 7 x Soft-start time delay units in response to an over current or V_{out} undervoltage fault.

IOUT_OC_FAULT_RESPONSE is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

With regards to multi-phase operation: The user can always write to PAGE 0 (channel 1). PAGE 1 (channel 2) can be written only if it is a master (in effect, the user can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

An attempt to write a PAGE 1 (channel 2) SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

Default

00111111 (binary)

PAGE0, PAGE1							
r	r	r/w ^E	r/w ^E	r/w ^E	r	ŗ	r
7	6	5	4	3	2	1	0
0	0	RS[2]	RS[1]	RS[0]	1	1	1

Bits	Field Name	Description
7:6	0	Default: XX (X indicates writes are ignored and reads are 0) Note: Any values written to read-only registers are ignored.
5:3	RS[2:0]	(Format: binary) Output over current retry setting 000: A zero value for the Retry Setting indicates that the unit does not attempt to restart. The output remains disabled until the fault is cleared (See section 10.7 of the PMBus spec.) 111: (Default) A one value for the Retry Setting indicates that the unit goes through a normal startup (Wait → SoftStart) continuously, without limitation, until it is commanded off or bias power is removed or another fault condition causes the unit to shutdown. Any value other than 000 or 111 is not accepted, such and attempt causes the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register to be set, and SMB_ALERT to be asserted.
2:0	1	Default: xxx (x indicates writes are ignored and reads are 1) Note: Any values written to read-only registers are ignored.



7.7.16 IOUT_OC_WARN_LIMIT (4Ah)

Format

Literal (5-bit two's complement exponent, 11-bit two's complement mantissa)

Description

The IOUT_OC_WARN_LIMIT command sets the value of the output current, in amperes, that causes the overcurrent detector to indicate an over-current warning condition by setting the OCW in bit-5 of the STATUS_IOUT register.

- Sets the OTHER bit in the STATUS_BYTE
- Sets the OCFW bit in the STATUS WORD
- Sets the OCW bit in the STATUS TOUT
- Notifies the host (Asserts SMB_ALERT)

IOUT_OC_WARN_LIMIT is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

With regards to multi-phase operation: PAGE 0 can always be written to. PAGE 1 can be written only if it is a master (in effect, you can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB ALERT.

The IOUT_OC_WARN_LIMIT should always be set to less than or equal to the IOUT_OC_FAULT_LIMIT. Writing a value to IOUT_OC_WARN_LIMIT greater than IOUT_OC_FAULT_LIMIT causes the device to set the 'cml' bit in the STATUS BYTE and the 'ivd' bit in the STATUS CML registers and assert SMB_ALERT.

Default

1111 1000 0011 0110 (binary)

The default setting results in a real IOUT_OC_WARN_LIMIT of 27 A.

PAGE0	, PAGE1														
r	r	r	r	r	r	r	r	r	r/w ^E						
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		Exponent	t							Mantissa	l				

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format.
		Default: 11111 (bin) -1 (dec) (0.5 A)
		These default settings are not programmable.
		Note: Any values written to read-only registers are ignored.
2:0	Mantissa	(Format: two's complement)
7:0		This is the Mantissa for the linear format.
		Output over current retry setting
		Default: 000 0011 0110 (bin) 54 (dec) (analog OC Warning = 27 A)
		Minimum: 000 0000 0100 (bin) 4 (dec) (equivalent analog OC = 2 A)
		Maximum: 000 0110 0010 (bin) 98 (dec) (equivalent analog OC = 49 A)
		Note: Any values written to read-only registers are ignored.



7.7.17 OT FAULT LIMIT (4Fh)

Format

Literal (5-bit two's complement exponent, 11-bit two's complement mantissa)

Description

The OT_FAULT_LIMIT command sets the value of the temperature limit, in degrees Celsius, that causes an overtemperature fault condition when the sensed temperature from the external sensor exceeds this limit. Upon triggering the over-temperature fault, the following actions are taken:

- Set the OTFW bit in the STATUS_BYTE and STATUS_WORD
- Set the OTF and OTW bits in the STATUS_TEMPERATURE
- Notify the host (Asserts SMB_ALERT)
- Generate internal signal/s CHx_TSD that eventually shut down the gate drivers.

OT_FAULT_LIMIT is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

With regards to multi-phase operation: PAGE 0 can always be written to. PAGE 1 can be written only if it is a master (in effect, you can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB ALERT.

The OT_FAULT_LIMIT must always be greater than the OT_WARN_LIMIT. Writing a value to OT_FAULT_LIMIT less than or equal to OT_WARN_LIMIT causes the device to set the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers and assert <u>SMB_ALERT</u>.

Default

0000 0000 0111 1101 (binary)

The default setting results in a real OT_FAULT_LIMIT of 125°C.

The default power-up state can be changed using the STORE_USER commands.

PAGE0	, PAGE1														
r	r	r	r	r	r	r	r	r/w ^E							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		Exponent	t							Mantissa	١				
Bi	ts	Field Na	me	De	escriptio	n									

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 00000 (bin) 0 (dec) (represents mantissa with steps of 1°C) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) This is the Mantissa for the linear format. Default: 000 0111 1101 (bin) 125 (dec) (125°C) Minimum: 000 0111 1000 (bin) 120 (dec) (120°C) Maximum: 000 1010 0101 (bin) 165 (dec) (165°C) Note: Any values written to read-only registers are ignored.

Table 9. OT_FAULT THRESHOLD Settings

TEMPERATURE (°C) ⁽¹⁾	OT_FAULT_THRESHOLD (°C BIN)	TEMPERATURE (°C)	OT_FAULT RESET THRESHOLD (°C BIN)
120	01111000	100	01100100
125	01111101	105	01101001
130	10000010	110	01101110
135	10000111	115	01110011
140	10001100	120	01111000
145	10010001	125	01111101
150	10010110	130	10000010
155	10011011	135	10000111
160	10100000	140	10001100
165	10100101	145	10010001

(1) Lists only multiples of 5°C; but, the actual LSB is 1°C.



7.7.18 OT WARN LIMIT (51h)

Format

Literal (5-bit two's complement exponent, 11-bit two's complement mantissa)

Description

The OT_WARN_LIMIT command sets the value of the temperature, in degrees Celcius, which causes an overtemperature warning condition.

- Sets the OTFW bit in the STATUS_BYTE and STATUS_WORD
- Sets the OTW bit in the STATUS_TEMPERATURE
- Notifies the host (Asserts SMB_ALERT)

OT_WARN_LIMIT is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

With regards to multi-phase operation: PAGE 0 can always be written to. PAGE 1 can be written only if it is a master (in effect, you can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

The OT_WARN_LIMIT should always be set to less than the OT_FAULT_LIMIT. Writing a value to

OT WARN LIMIT greater than OT FAULT LIMIT causes the device to set the 'cml' bit in the STATUS BYTE and

the 'ivd' bit in the STATUS_CML registers and assert SMB_ALERT.

Default

0000 0000 0110 0100 (binary)

The default setting results in a real OT_WARN_LIMIT of 100°C.

The default power-up state can be changed using the STORE_USER commands.

PAGE0,	, PAGE1														
r	r	r	r	r	r	r	r	r/w ^E							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Exponei	nt				Mantiss	а									

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 00000 (bin) 0 (dec) (1°C) These default settings are not programmable.
		Note: Any values written to read-only registers are ignored.
2:0	Mantissa	(Format: two's complement)
7:0		This is the Mantissa for the linear format.
		Default: 000 0110 0100 (bin) 100 (dec) (100°C)
		Minimum: 000 0110 0100 (bin) 100 (dec) (100°C)
		Maximum: 000 1000 1100 (bin) 140 (dec) (140°C)
		Note: Any values written to read-only registers are ignored.

Table 10. OT_WARN_LIMIT Settings

TEMPERATURE (°C) ⁽¹⁾	OT_WARN_LIMIT THRESHOLD (°C BIN)	TEMPERATURE (°C)	OT_WARN RESET THRESHOLD (°C BIN)
100	01100100	80	1010000
105	01101001	85	1010101
110	01101110	90	1011010
115	01110011	95	1011111
120	01111000	100	1100100
125	01111101	105	1101001
130	10000010	110	1101110
135	10000111	115	1110011
140	10001100	120	1111000

⁽¹⁾ Lists only multiples of 5°C; but, the actual LSB is 1°C.



7.7.19 TON_RISE (61h)

Format

Linear

Description

The TON_RISE command sets the time in ms, from when the reference VREF starts to rise until it reaches the end value. It also determines the rate of transition of the reference VREF (either due to VREF_TRIM or STEP_VREF_MARGIN_HIGH/ STEP_VREF_MARGIN_LOW commands), when this transition is executed during the soft-start state. Values written within the supported range of TON_RISE are mapped to the nearest supported increment.

TON_RISE is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

With regards to multi-phase operation: The user can always write to PAGE 0 (channel 1). PAGE 1 (channel 2) can be written only if it is a master (in effect, the user can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

An attempt to write a PAGE 1 (channel 2) SLAVE channel command results in a NACK'd command and the

reporting of an IVC fault and triggering of SMB_ALERT.

Default

PAGE0, PAGE1

The default setting results in TON_RISE of 2.7ms

The default power-up state can be changed using the STORE_USER commands.

,															
r	r	r	r	r	r	r	r	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		Exponent	t							Mantissa	a				
Bit	ts	Field Na	ime	De	escriptio	n									
7:	3	Exponen	nt	Ťł De Tł	(Format: two's complement) This is the exponent for the linear format. Default: 11100 (bin) -4 (dec) (62.5 µs) These default settings are not programmable. Note: Any values written to read-only registers are ignored.										
2: 7:	-	Mantissa	1	Tr De Mi Mi	efault: 00 inimum: / aximum:	Mantissa 0 0010 1 Any value Any valu	a for the l 011 (bin) e equal o e greate		(equival n 12 dec) dec is e	is equiva equivalen	alent to that to the total to the total to the total to the to the total to the tot)0 μs		

Allowable values for TON_RISE are shown in Table 11.

Table 11. Allowable TON RISE Values

TON_RISE TIME (ms)	MANTISSA (BINARY)
0.6	000 0000 1010
0.9	000 0000 1110
1.2	000 0001 0011
1.8	000 0001 1101
2.7	000 0010 1011
4.2	000 0100 0011
6	000 0110 0000
9	000 1001 0000



7.7.20 STATUS_BYTE (78h)

Format Unsigned binary

Description The STATUS_BYTE command returns one byte of information with a summary of the most critical faults.

STATUS_BYTE is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For

simultaneous access of channels 1 and 2, PAGE command must be set to 11.

If configured as a master, each channel indicates faults on its own channel. However, if configured as a slave, the output voltage faults – OVF, UVF, PGOOD are only be set for that slave's master (which may be in the other IC for 3-ph and 4-ph systems) while these faults for the slave are set to 0. Flags related to IOUT and TEMPERATURE (OCF, OCW, OTF, OTW) are set on PAGE 0 for channel 1 and PAGE 1 for channel 2, in all modes.

The STATUS_BYTE also reports communication faults in the Other Faults bit.

Default 0x000000 (binary)

AGE0, PAG		5	4	3	2	1	0				
7	6 OFF	OVF	OCF	VIN UV	OTFW	cml	oth				
Bits	Field Name	•		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	01111	J	0				
7	0	Descriptio Default: 0	ı								
6	OFF										
6	OFF		FF´ Isserted if the uni mply not being er n	t is not providing p nabled.	ower to the outpu	t, regardless of th	e reason,				
5	OVF	(Format: bi Output Ove Triggers SM 0: (Default)	r-Voltage Fault MB_ALERT. For a	a slave configuration		o 0.					
4	OCF	(Format: bi Output Ove 0: (Default)	(=IOUT_OC in PMBus Specification) (Format: binary) Output Over-Current Fault 0: (Default) An output over-current fault has not occurred. 1: An output over-current fault has occurred.								
3	VIN_UV	This bit is of This bit is not the control of the c	ge (VIN) under-vo lefined only on Pa nasked before so	AGE0. For PAGE1 ft-start is finished. roltage fault has no							
2	OTFW	(Format: bi Over-Temp OTF or OT 0: (Default)	erature Fault/war W input has been An over-tempera	ning a asserted by the e ature fault or warni	ng has not occurre	that channel. ed.					
1	cml	(Format: bi Communica This bit is u 0: (Default)	1: An over-temperature fault or warning has occurred. (= CML in PMBus Specification) (Format: binary) Communications, memory or logic fault has occurred. This bit is used to flag communications, memory or logic faults. 0: (Default) A communications, memory or logic fault has not occurred 1: A communications, memory or logic fault has occurred								
0	oth	(Format: bi Other Fault This bit is u are exampl 0: (Default)	nary) sed to flag faults es of other faults A fault or warnin	not covered with to not covered by the good listed in bits ed in bits [7:1] has	the other bit faults. e bits [7:1] in this i [7:1] has not occu	register.	F or OCW fau				



7.7.21 STATUS_WORD (79h)

Format Unsigned binary

Description The STATUS_WORD command returns two bytes of information with a summary of the device's fault/warning

conditions

STATUS_WORD is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. If PAGE command is set to 11, then PAGE 0 of the status register is read.

The STATUS_WORD also reports a power good fault.

If configured as a master, each channel indicates faults on its own channel. However, if configured as a slave, the output voltage faults (OVF, UVF, PGOOD) are be set only for that slave's master (which may be in the other device for 3-phase and 4-phase systems) while these faults for the slave are set to 0. Flags related to IOUT and TEMPERATURE (OCF, OCW, OTF, OTW) are set on PAGE 0 for channel 1 and PAGE 1 for channel 2, in all

The STATUS_WORD also reports communication faults in the Other Faults bit.

Default 00000000x000000 (binary)

PAGE0	, PAGE1													
read on	nly													
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1
VF	OCFW	0	MFR	PGOOD_ Z	0	0	0	0	OFF	OVF	OCF	VIN_UV	OTFW	cml
High By	yte .		•					(Low By	yte) = STA	TUS_BY	TE	•		

Bits	Field Name	Description
7	VF	(= VOUT in the PMBus Specification) (Format: binary) Voltage Fault = (OVF + UVF) For slave configurations, this bit is set to 0. 0: (Default) An output voltage fault or warning has not occurred. 1: An output voltage fault or warning has occurred.
6	OCFW	 (= IOUT/POUT in the PMBus Specification) (Format: binary) Output Current Fault OR Warning = (OCF + OCW) 0: (Default) An output over-current fault or warning has not occurred. 1: An output over-current fault or warning has occurred.
5	0	Default: 0
4	MFR	(= MFR in the PMBus Specification) (Format: binary) Internal thermal fault (from bandgap) Thermal shutdown fault for the IC 0: (Default) An internal TSD has not occurred. 1: An internal TSD has occurred.
3	PGOOD_Z	(= POWER_GOOD# in the PMBus Specification) (Format: binary) Power Good Fault (in effect, Power Good Indication – Inverted) The Power Good fault is used to flag when the converter output voltage is out of PGOOD window. If the channel is configured as a slave, this bit are set to "0" (PGOOD_Z is only reflected in the master). 0: (Default) A Power Good fault is not present. 1: Device-channel experiencing a Power Good fault.
2:0	0	Default: 0

The STATUS_WORD low byte is the STATUS_BYTE.



7.7.22 STATUS_VOUT (7Ah)

Format Unsigned binary

Description The STATUS_VOUT command returns one byte of information relating to the status of the converter's output

voltage related faults. The PMBus core is notified of these fault conditions via the 2 input pins labeled OVF and UVF. The PMBus core then communicates these faults to the host through its serial communication channel. STATUS_VOUT is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For

simultaneous access of channels 1 and 2, PAGE command must be set to 11.

Default 00000000 (binary)

PAGE0, PAGE1							
read only							
7	6	5	4	3	2	1	0
OVF	0	0	UVF	0	0	0	0

OVF	0	0	UVF	0	0	0	0
Bits	Field Name	Description	1				
7	OVF	(Format: bir Output Ove Set based u slave this bi 0: (Default)	nary) r-Voltage Fault upon the value st t are set to 0 (thi An output over-v	ned in MFR_SPE s bit is only reflect oltage fault has noult has occurred.	CIFIC_07 (D7h). I ed in the master).		onfigured as a
6:5	0	Default: 0					
4	UVF	(Format: bir Output Und Set based uslave this bir under-voltage However, discovered before the care RESPONSI current fault 0: (Default)	nary) er-Voltage Fault upon the value st t are set to 0 (thi ge condition at th uring an output c urrent reaches tl eregister is select are triggered for An output under-	ored in MFR_SPE s bit is only reflect to the FB pin and may rowbar short condine OC threshold, roted to the retry ser subsequent startity-voltage fault has rault has occurred.	CIFIC_07 (D7h). I ed in the master). not necessarily re- ition, the FB may esulting in a UV fic- titing, and the out- up retry attempts.	The UV fault indieflect an over-curing below the UV ault. If the IOUT_0	icates only an rent situation. / threshold leve DC_FAULT_
3:0	0	Default: 0					



7.7.23 STATUS_IOUT (7Bh)

Format
Unsigned binary

The STATUS_IOUT command returns one byte of information relating to the status of the converter's output current related faults. The PMBus core is notified of these fault conditions via the inputs OCF and OCW.

STATUS_IOUT is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

Default

O0000000 (binary)

PAGE0, PAG	E1						
read only							
7	6	5	4	3	2	1	0
OCF	0	OCW	0	0	0	0	0
Bits	Field Name	Descriptio	n				
7	OCF	(Format: bi Output Ove	nary) er-Current Fault	Bus Specification)			

		Set based upon the value stored in IOUT_OC_FAULT_LIMIT 0: (Default) An output over-current fault has not occurred. 1: An output over-current fault has occurred.
6	0	Default: 0
5	ocw	(= IOUT OC Warning in the PMBus Specification) (Format: binary) Output Over-Current Warning Set based upon the value stored in IOUT_OC_WARN_LIMIT. 0: (Default) An output over-current warning has not occurred. 1: An output over-current warning has occurred.
4:0	0	Default: 0

7.7.24 STATUS_TEMPERATURE (7Dh)

Format Unsigned binary

Description The STATUS_ TEMPERATURE command returns one byte of information relating to the status of the converter's

die temperature related faults.

STATUS_TEMPERATURE is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must

be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

Default 00000000 (binary)

PAGE0, PAGE1							
read only							
7	6	5	4	3	2	1	0
OTF	OTW	0	0	0	0	0	0

Bits	Field Name	Description
7	OTF	(= OT Fault in the PMBus Specification) (Format: binary) Over-Temperature Fault 0: (Default) A temperature fault has not occurred. 1: A temperature fault has occurred.
6	ОТЖ	(= OT Warning in the PMBus Specification) (Format: binary) Over-Temperature Warning 0: (Default) A temperature warning has not occurred. 1: A temperature warning has occurred.
5:0	0	Default: 0



7.7.25 STATUS_CML (7Eh)

Format Unsigned binary

Description The STATUS_ CML command returns one byte containing PMBus serial communication faults.

Default 00000000 (binary)

			read	only			
7	6	5	4	3	2	1	0
ivc	ivd	pec	mem	0	0	oth	0

IVC	iva	pec mem o our o
Bits	Field Name	Description
7	ivc	 (= Invalid/Unsupported Command in the PMBus Specification) (Format: binary) Invalid or unsupported Command Received 0: (Default) Invalid or unsupported Command not Received. 1: Invalid or unsupported Command Received. An attempt to write an invalid PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.
6	ivd	 (= Invalid/Unsupported Data in the PMBus Specification) (Format: binary) Invalid or unsupported data Received 0: (Default) Invalid or unsupported data not Received. 1: Invalid or unsupported data Received.
5	pec	(= Packet Error Check Failed in the PMBus Specification) (Format: binary) Packet Error Check Failed This is a CRC byte sent at the end of each data packet. It is implemented as CRC(x) = x ⁸ + x ² + x ¹ + 1 0: (Default) Packet Error Check Passed 1: Packet Error Check Failed
4	mem	 (= Memory Fault Detected in the PMBus Specification) (Format: binary) Memory Fault Detected This bit indicates a fault with the internal memory. 0: (Default) No fault detected 1: Fault detected
3:2	0	Default: 0
1	oth	 (= Other Communication Fault in the PMBus Specification) (Format: binary) Other Communication Fault 0: (Default) A communication fault other than the ones listed in this table has not occurred. 1: A communication fault other than the ones listed in this table has occurred.
0	0	Default: 0

1

0

ch1_slave

ch2_slave



7.7.26 STATUS_MFR_SPECIFIC (80h)

Format	Unsigned binary
Description	The STATUS_MFR_SPECIFIC command returns one byte containing manufacturer-specific faults or warnings.
Default	0000000 (binary)

iauit) 00000000	biriary)								
			read	lonly						
7	6	5	4	3	2	1	0			
otfi	X	x	ivaddr	ch1_sps_flt	ch2_sps_flt	ch1_slave	ch2_slave			
Bits	Field Name	Description	n							
7	otfi	Over temporatur This bit is temperatur 0: (Default)	(Format: binary) Over temperature fault internal. This bit is required to distinguish an over temperature fault internal to TPS40425 from an external temperature fault. 0: (Default) The internal temperature is below the fault threshold. 1: The internal temperature is above the fault threshold.							
6:5	Х	Default: 0								
4	ivaddr	This bit is	Bus address set when the PMB the device respor	sus address detected and to the address		ot resolve to a val	id address. In			
3	ch1_sps_flt	This bit rep	smart power-stag orts that the sma e) on the TSNS1	e fault rt power-stage has pin of TPS40425.	s declared a fault (either over-curre	nt or over-			
2	ch2_sps_flt		smart power-stag	e fault rt power-stage has	s declared a fault (either over-curre	nt or over-			

temperature) on the TSNS2 pin of TPS40425.
0: (Default)

This bit is set when channel 1 is configured as a slave channel (by pulling FB1 > 2.5 V before power-up). It is only used for internal read purposes and does not trigger SMBLERT.

This bit is set when channel 2 is configured as a slave channel (by pulling FB2 > 2.5 V before power-up). It is only used for internal read purposes and does not trigger SMBLERT.

(Format: binary)

Channel 1 Slave

(Format: binary) Channel 2 Slave

0: (Default)

0: (Default)



7.7.27 READ VOUT (8Bh)

Format Linear

Description The READ_VOUT command returns two bytes of data in the linear data format that represent the output voltage.

The exponent is set to -9 by VOUT_MODE. $V_{OUT} = Mantissa \times 2^{Exponent}$

READ_VOUT is a paged register. In order to access READ_VOUT register for channel 1 of the TPS40425 device, PAGE[7],[0] must be set to 00. In order to access READ_VOUT register for channel 2 of TPS40425 controller,

PAGE[7],[0] must be set to 01. PAGE register cannot be set to 11 for READ_VOUT command.

Default 0000h

PAGE0,	, PAGE1														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Mantiss	a		-	-	-	-	-					-			

Bits	Field Name	Description
7:0	Mantissa	(Format: unsigned binary) This is the Mantissa for the linear format. Default: 0000 0000 0000 0000 (bin) 0 (dec) Note: Any values written to read-only registers are ignored.

7.7.28 READ_IOUT (8Ch)

Format Linear

Description The READ_IOUT command returns the output current in amps for each channel. The reading from the

Measurement System must be manipulated in order to convert the measured value into the desired value (IOUT). Note: only positive currents are reported. Any computed negative current (For example, 0 measured current and -4

A IOUT_CAL_OFFSET) is reported as 0 A.

READ_IOUT is a paged register. In order to access READ_IOUT register for channel 1 of the TPS40425 device, PAGE[7],[0] must be set to 00. In order to access READ_IOUT register for channel 2 of TPS40425 controller,

PAGE[7],[0] must be set to 01. PAGE[7],[0] register cannot be set to 11 for READ_IOUT command.

The temperature compensation factor used for IOUT_CAL_GAIN in reporting READ_IOUT is fixed to 3900 ppm/°C.

Default E000h

PAGE0,	PAGE1														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Exponei	nt				Mantissa										

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11100 (bin) -4 (dec) (62.5 mA lsb) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) Default: 000 00000000 (bin) 0 (dec) Note: Any values written to read-only registers are ignored.



7.7.29 READ_TEMPERATURE_2 (8Eh)

Format Linear

Description The READ_TEMPERATURE_2 command returns the temperature in degrees Celsius of the current channel

specified by the PAGE command.

Default F064h

PAGE0	, PAGE1														
r	r	r	r	r	r	r	r	r	r	r	٧	r	r	r	r
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Expone	ent				Mantiss	a									

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11110 (bin) -2 (dec) 0.25°C These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) Default: 000 0110 0100 (bin) 100 (dec) Note: Any values written to read-only registers are ignored.

7.7.30 PMBus_REVISION (98h)

Format Binary

Description The PMBus_REVISION command returns the revision of the PMBus to which TPS40425 is compliant. TPS40425 is

compliant to revision 1.1 of the PMBus specification.

Default 00010001b

| r/w ^E |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Bits	Field Name	Description	
7:0			

7.7.31 MFR_SPECIFIC_00 (D0h)

Format Unsigned binary

Description The MFR_SPECIFIC_00 register is dedicated as a user scratch pad

Default 0000h

| r/w ^E |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Bits	Field Name	Description	
7:0			



7.7.32 MFR SPECIFIC 04 (VREF TRIM) (D4h)

Format

Linear

Description

The VREF_TRIM command is used to apply a fixed offset voltage to the reference voltage.

VREF = 600 mV + (VREF_TRIM + STEP_VREF_MARGIN_x) x 2 mV

The maximum trim range is 10% / -20% of nominal VREF (600 mV) in 2-mV steps. Permissible values are from 60 mV to -120 mV. Including settings from both VREF_TRIM and STEP_VREF_MARGIN_x commands, the net permissible range of VREF is 60 mV to -180 mV.

If the commanded VREF_TRIM is outside its valid range, then that value is not accepted; it also causes the device to set the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers, and triggers SMB_ALERT. If the combined VREF set by VREF_TRIM and/or STEP_VREF_MARGIN_x is outside the acceptable range, it causes the device to set the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers, it triggers SMB_ALERT, and the VREF are set to the highest or lowest allowed value (based on the commanded level)

The VREF transition occurs at the rate determined by the TON RISE (61h) command if the transition is executed during soft-start. Any transition in VREF after soft-start occurs at the rate determined by the highest programmable TON RISE of 9 ms.

The VREF_TRIM has two data bytes formatted as two's complement binary integer and can have positive and

negative values.

If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command is ignored. (In analog, the master programmed value are used in a multi-phase system. No special action needed from digital.)

An attempt to write the SLAVE channel command, or when in AVS mode results in a NACK'd command and the

reporting of an IVC fault and triggering of SMB_ALERT.

Default

0000h (Fixed Offset Voltage = 0 V)

PAGE0,	PAGE1															
r/w ^E	r*	r [*]	r*	r [*]	r [*]	r [*]	r [*]	r*	r*	r/w ^E						
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
High By	High Byte								Low Byte							

Bits	Field Name	Description
7:0	High Byte	(Format: binary) Default: 0000 0000 (bin) Minimum: 1111 1111 (bin) (sign extended) Maximum: 0000 0000 (bin) (sign extended) Bits 6:0 changes for sign extension but are not otherwise programmable
7:0	Low Byte	(Format: binary) Default: 0000 0000 (bin) 0 (dec) 0 mV Minimum: 1100 0100 (bin) –60 (dec) (–120 mV) (sign extended, twos compliment) Maximum: 0001 1110 (bin) 30 (dec) (60 mV) Bits 7:6 changes for sign extension but are not otherwise programmable



7.7.33 MFR_SPECIFIC_05 (STEP_VREF_MARGIN_HIGH) (D5h)

Format

Linear

Description

The STEP_VREF_MARGIN_HIGH command is used to increase the value of the reference voltage by shifting the reference higher. When the OPERATION command is set to Margin High, the reference increases by the voltage (in mV) indicated by this command.

Thus, the changed reference is given by:

VREF = 600 mV + (VREF_TRIM + STEP_VREF_MARGIN_HIGH) × 2 mV

The maximum range is 0 to 10% (60 mV) of nominal VREF (600 mV) in 2-mV steps. Including settings from both VREF_TRIM and STEP_VREF_MARGIN_x commands, the net permissible range of VREF is 60 mV to -180 mV. If the commanded STEP_VREF_MARGIN_HIGH is outside its valid range, then that value is not accepted; it also causes the device to set the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers, and triggers SMB_ALERT.

If the combined VREF set by VREF_TRIM and/or STEP_VREF_MARGIN_x is outside the acceptable range, it causes the device to set the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers, it triggers SMB_ALERT, and the VREF are set to the highest or lowest allowed value (based on the commanded level).

The VREF transition occurs at the rate determined by the TON_RISE (61h) command if the transition is executed during soft-start. Any transition in VREF after soft-start occurs at the rate determined by the highest programmable TON RISE of 9 ms.

This is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. (In analog, the master programmed value is used in a multi-phase system. No special action needed from digital.) When in AVS mode, this command is ignored.

An attempt to write the SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

Default

0000 0000 0001 1110 (binary)

PAGE0,	PAGE0, PAGE1														
r	r	r	r	r	r	r	r	r	r	r	r/w ^E				
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
High By	High Byte							Low Byte							

Bits	Field Name	Description
7:0	High Byte	(Format: binary) Default: 0000 0000 (bin) Minimum: 0000 0000 (bin) Maximum: 0000 0000 (bin) Note: Any values written to read-only registers are ignored.
7:0	Low Byte	(Format: binary) This specifies a positive offset voltage on to default VREF. Default: 0001 1110 (bin) 30 (dec) (60 mV = 10% percent) Minimum: 0000 0000 (bin) 0 (dec) (0 mV) Maximum: 0001 1110 (bin) 30 (dec) (60 mV = 10% percent)



7.7.34 MFR_SPECIFIC_06 (STEP_VREF_MARGIN_LOW) (D6h)

Format

Linear

Description

The STEP_VREF_MARGIN_LOW command is used to decrease the reference voltage by shifting the reference lower. When the OPERATION command is set to Margin Low, the output decreases by the voltage indicated by this command.

Thus, the changed reference is given by: VREF = $600 \text{ mV} + (\text{VREF_TRIM} + \text{STEP_VOUT_MARGIN_LOW}) \times 2 \text{ mV}$ The maximum range is 0 to -20% (-120 mV) of nominal VREF (600 mV) in 2-mV steps. Including settings from both VREF_TRIM and STEP_VREF_MARGIN_x commands, the net permissible range of VREF is 60 mV to -180 mV. If the commanded STEP_VREF_MARGIN_LOW is outside its valid range, then that value is not accepted; it also causes the device to set the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers, and triggers SMB_ALERT.

If the combined VREF set by VREF_TRIM and/or STEP_VREF_MARGIN_x is outside the acceptable range, it causes the device to set the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers, it triggers SMB_ALERT, and the VREF is set to the highest or lowest allowed value (based on the commanded level). The VREF transition occurs at the rate determined by the TON_RISE (61h) command if the transition is executed during soft-start. Any transition in VREF after soft-start occurs at the rate determined by the highest programmable TON RISE of 9 ms.

This is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. (In analog, the master programmed value is used in a multi-phase system. No special action needed from digital.)

An attempt to write the SLAVE channel command, or when in AVS mode results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

Default

1111 1111 1110 0010 (binary)

PAGE0,	PAGE0, PAGE1														
r/w ^E	r*	r*	r*	r*	r*	r*	r*	r*	r*	r/w ^E					
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
High By	High Byte							Low Byt	e						

Bits	Field Name	Description
7:0	High Byte	(Format: binary) Default: 1111 1111 (bin) (msb is sign bit) Minimum: 1111 1111 (bin) (sign extended) Maximum: 0000 0000 (bin) Bits 6:0 can change for sign extension but are not otherwise programmable
7:0	Low Byte	(Format: two's complement) This specifies a negative offset voltage on to default VREF. Default: 1110 0010 (bin) -30 (dec) (-60 mV = -10% percent) Minimum: 1100 0100 (bin) -60 (dec) (-120 mV = -20% percent) Maximum: 0000 0000 (bin) 0 (dec) (0 mV) Bits 7:6 can change for sign extension but are not otherwise programmable



7.7.35 MFR_SPECIFIC_07 (PCT_VOUT_FAULT_PG_LIMIT) (D7h)

Format Unsigned binary integer

Description The PCT_VOUT_FAULT_PG_LIMIT command is used to set the PGOOD, VOUT_UV and VOUT_OV as a

percentage of nominal.

This is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous

access of channels 1 and 2, PAGE command must be set to 11.

If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. (In analog, the master programmed value is used in a multi-phase

system. No special action needed from digital.)

An attempt to read and write the SLAVE channel command results in a NACK'd command and the reporting of an

IVC fault and triggering of SMB_ALERT.

Default XXXX XX00 (binary)

PAGE0, PAG	GE1									
r	r	r	r	r	r	r/w ^E	r/w ^E			
7	6	5	4	3	2	1	0			
Χ	X	X	X	X	X	PG[1:0]				
Bits	Field Name	Descriptio	Description							
7:2	Χ	X indicates	X indicates writes are ignored and reads are 0							
			(Format: binary) PG, UV, OV Limit Selection. Default: 00							

Table 12 lists the overvoltage, undervoltage, and powergood threshold voltages.

Table 12. OV, UV, PGOOD Threshold Values

PG[1]	PG[0]	UV_fault	PG_low	PG_high	OV_fault
0	0	-16.8%	-12.5%	12.5%	16.8%
0	1	-12%	-7%	7%	12%
1	x	-29%	-23%	7%	12%

0

Χ



7.7.36 MFR_SPECIFIC_08 (SEQUENCE_TON_TOFF_DELAY) (D8h)

Format Unsigned binary integer

Description The SEQUENCE_TON_TOFF_DELAY command is used to set the delay for turning on the device and the delay for

turning off the device as a ratio of TON_RISE.

This is a paged register. In order to access this register for channel 1 of the TPS40425 device, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous

access of channels 1 and 2, PAGE command must be set to 11.

If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. In such a case, internally the TON_DELAY is set to the minimum

value of 50 µs and TOFF_DELAY is set to zero (overriding any contents of EEPROM).

An attempt to read and write the SLAVE channel command results in a NACK'd command and the reporting of an

IVC fault and triggering of SMB_ALERT.

Default 000X 000X (binary)

The default power-up state can be changed using the STORE_USER commands.

PAGE0, PAG	E1										
r/w ^E	r/w ^E	r/w ^E	r	r/w ^E	r/w ^E	r/w ^E	r				
7	6	5	4	3	2	1	0				
	TON_DEL<2:0>		X TOFF_DEL<2:0> X								
Bits	Field Name	Descriptio	Description								
7:5	TON_DEL<2:0>	(Format: binary) Default: 000b TON_DELAY = TON_RISE × TON_DEL<2:0> This parameter controls the delay from when ON = 1 until the soft-start sequence begins. The default value is 0 ms. (Start the VOUT ramp without delay)									
4	Χ	X indicates	writes are ignore	d and reads are 0							
3:1	TOFF_DEL<2:0>	Default: 00 TOFF_DEL This param	(Format: binary) Default: 000b TOFF_DELAY = TON_RISE × TOFF_DEL<2:0> This parameter controls the delay from when ON = 0 until the output is disabled. The default value is 0 ms. (Shut off the output without delay)								

Table 13. Delay Time Ratios

X indicates writes are ignored and reads are 0

TON_DEL<2:0> TOFF_DEL<2:0>	DELAY TIME RATIO (MULTIPLE OF TON_RISE)
000	0 ⁽¹⁾
001	1
010	2
011	3
100	4
101	5
110	6
111	7

(1) default (no delay)

NOTE

If the device turns off due to a turn-off delay time, any attempt to turn on the device before the turn-off delay time expires should be avoided. The device is available to be turned on only after the turn-off delay time expires and the device has been turned off,



7.7.37 MFR_SPECIFIC_16 (COMM_EEPROM_SPARE) (E0h)

Format Unsigned binary

Description The first 4 bits of this register are to set API valley durable time and PWM Hi-Z voltage level. The rest bits are for

internal trim purpose, writes to these bits are ignored.

Default 3xxxh

The default power-up state can be changed using the STORE_USER commands.

Common/Shared	Common/Shared										
High Byte											
r/w ^E	r/w ^E	r/w ^E	r/w ^E	r	r	r	r				
15	14	13	12	11	10	9	8				
	COMM_EEPROM_I										
UNUSED	DIS_API_CNT	CH2_EN_1P6HIZ	CH1_EN_1P6HIZ								

COMM_EEPROM_TLO_SPARE										
Low Byte										
r	r	r	r	r	r	r				
6	5	4	3	2	1	0				
	_TLO_SPARE r 6	_TLO_SPARE	_TLO_SPARE	_TLO_SPARE r	_TLO_SPARE r	_TLO_SPARE r				

Bits	Field Name	Description
15	UNUSED	Default: 0b
14	DIS_API_CNT	(Format: binary, access: read/write) Default: 0b Disables 3-clock count for API valley active state API valley can be enabled in MFR_SPECIFIC_32 (API_OPTIONS). This bit, when high, API valley can be triggered and remain as long as it is needed. When the bit is low, API valley can be triggered and remain up to 3 clocks, then has to wait for another 3 clocks before it can be triggered again.
13	CH2_EN_1P6_HIZ	(Format: binary, access: read/write) Default: 1b Force Hi-Z level of PWM2 drivers to 1.6 V PWM drivers actively drive the PWM pins to the Hi-Z voltage level for approximately 20 ns, then release PWM pins to allow them settle to the voltage level based on the resistor-divider network in power stage or power block. This bit, when high, forces the Hi-Z level of the PWM2 drivers to be 1.6 V. When low, the Hi-Z level is 2.5 V in non-smart-power mode and 1.6 V in smart-power mode.)
12	CH1_EN_1P6_HIZ	(Format: binary, access: read/write) Default: 1b Force Hi-Z level of PWM1 drivers to 1.6 V PWM drivers actively drive the PWM pins to the Hi-Z voltage level for approximately 20 ns, then release PWM pins to allow them settle to the voltage level based on the resistor-divider network in power stage or power block. This bit, when high, forces the Hi-Z level of the PWM1 drivers to be 1.6 V. When low, the Hi-Z level is 2.5 V in non-smart-power mode and 1.6 V in smart-power mode.)

7.7.38 MFR_SPECIFIC_21 (OPTIONS) (E5h)

Format Unsigned binary

Description This register is used for setting user selectable options for the TPS40425 controller.

Default 0111 1100 0000 0000 (binary)

Commo	Common/Shared										
High By	High Byte										
r/w ^E											
7	6	5	4	3	2	1	0				
TCO	CH2_CSGAI	N_SEL<2:0>	CH1_CSGAI	N_SEL<1:0>	en_adc_cntl	EN_TSNS_FLT	EN_SPS				



PAGE0, PA	PAGE0, PAGE1							
Low Byte	Low Byte							
r	r	r	r	r	r	r/w ^E	r/w ^E	
7	6	5	4	3	2	1	0	
						SMB_OV	msps_flt	

			SMB_OV	msps_flt					
Bits	Field Name	Description							
7	TCO	 Temperature compensa 	and current measurements are temp	·					
6:5	CH2_CSGAIN_SEL 1:0>	Default: 11b Ch2 current-share gain se This 2-bit bus is used to s	elect elect the gain of the current-sharing c lower gains for current-loop stability.	ircuit in channel 2. For high DCR/L					
4:3	CH1_CSGAIN_SEL 1:0>	Default: 11b Ch1 current-share gain se This 2-bit bus is used to s	Default: 11b Ch1 current-share gain select This 2-bit bus is used to select the gain of the current-sharing circuit in channel 1. For hi ratios, the user can select lower gains for current-loop stability. 00: 50 V/V gain 01: 40 V/V gain 10: 30 V/V gain 11: 20 V/V gain						
2	en_adc_ctl	(Format: binary) Default: 1b Enable ADC Control Bit. 0: Disable ADC operation. 1: Enable ADC operation.							
1	EN_TSNS_FLT	power stage at smart pow fault) and OT fault when the device ignores the fault in TSNSx voltage is above 2	SNSx pins s the TPS40425 device sensitive to fa er mode. The TPS40425 device decla he TSNSx voltage is above 2.7 V. Wh dication from the smart power stage a 2.7 V. Whether this bit is high or low, to d declares an OT fault when TSNSx v	ares SPS_FLT (smart power stage en this bit is low, the TPS40425 and only declare OT fault when the he TPS40425 device performs over					
0	EN_SPS	areas of compatibility are communication. To change this value, the then reboot the device via	es TPS40425 to interface with TI's sma PWM interface, temperature monitoring user must change this value in the response to take power down for the new value to take tet. (A RESTORE_DEFAULT_ALL com	ng, current sensing, and fault gister, save it to the EEPROM and e effect. Only a power-down event					
7:2		Note: Any values written t	o read-only registers are ignored.						
1	SMB_OV	(Format: binary) Default: 0b Make SMBALERT an OV fault indicator. This has page 0 scope only (in effect, it is defined only page 0; the page 1 bit is not used). 0: SMBALERT functions normally 1: SMBALERT reports only OV_FAULT							
0	msps_flt	1: Masks SMBALERT ass	(Format: binary) Default: 0b (PAGE scope) 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_MFR_SPECIFIC[3] / STATUS_MFR_SPECIFIC[2] (corresponding to the CH1_SPS_FLT and CH2_SPS_FLT						



7.7.39 MFR_SPECIFIC_22 (PWM_OSC_SELECT) (E6h)

Format	Unsigned binary									
Description	This register is used for setting user selectable PWM phase configuration (sync enable, direction of frequency synchronization pulses – in or out - in a master channel and number of phases) in a multi-phase system.									
Default	0000h The default power-up state can be changed using the STORE_USER commands.									

r	r	r	r	r	r	r	r	r	r	r	r/w ^E				
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
											SYNC_MODE<1:0>		ENSYNC	PHASE	

			SYNC_MODE<1:0> ENSYNC PHASE							
Bit	its	Field Name	Description							
7: 7:			Note: Any values written to read-only registers are ignored.							
4:	:3	SYNC_MODE<1:0>	(Format: binary) Default: 00b Synchronization configuration for the oscillator These bits allow the user to configure the internal PWM oscillator clock in the PWM master channel 1 in one of several operating modes as described below. 1. To change this value, the user must change this value in the register, save it to the EEPROM and then reboot the device via power down for the new value to take effect. 2. If channel 1 is a slave, then these bits are internally forced to <1:1> indicating that external signals on the SYNC and PHDET pins must override the internal clock and phase zero signals. In a case of slave channel 1, any attempt to write a "0" to either one or both bits are treated as invalid data – in effect, the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register are set, and SMB_ALERT asserted. 00: Self generated clock with internal phasing, switch positions 1 and 3 01: External clock on SYNC pin, but phasing is internal; switch positions 1 and 3 10: External clock on SYNC pin and external phase signal on PHDET pin; switch positions 2 and 4 (forced for channel 1 slave)							
2	2	ENSYNC	(Format: binary) Default: 0b Synchronization enable This bit, when high, enables synchronization. 0: Synchronization is disabled 1: Synchronization is enabled							
1:	::0	PHASE	(Format: binary) Default: 00b Number of phases in the system (that involves the IC). This pair of bits is used to configure the number of phases in the power-supply system containing the IC. This information is then used inside the PWM oscillator to set the master switching frequency and channel phase angles. 1. To change this value, the user must change this value in the register, save it to the EEPROM and then reboot the device via power down for the new value to take effect. 2. If channel 1 is a slave, then the bit PHASE <1> is internally forced to 1 indicating that only 3-ph or 4-ph modes can be enabled. In such a case of slave channel 1, any attempt to write a "0" to this bit is treated as invalid data – in effect, the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register are set, and SMB_ALERT asserted. 00: Independent, dual channel operation 01: Two-phase operation (within single IC) 10: Three-phase operation (between two ICs)							

NOTE

A 120° phase shift can be achieved between three phases at 3-phase plus 1-phase configuration, the 1-phase rail has the same phase as channel 1 of the master IC.

A 90° phase shift can be achieved between all four phases at all other configurations listed in the table. SYNC pins of two devices need to be connected, and PHSET pins of two devices need to be connected.



Table 14. Phase Configurations⁽¹⁾

PHASE CONFIGURATIONS		MASTER IC		SLAVE IC			
PHASE CONFIGURATIONS	SYNC_MODE	ENSYNC	PHASE	SYNC_MODE	ENSYNC	PHASE	
3-phase + 1-phase	00	1	10	11	1	10	
4-phase	00	1	11	11	1	11	
2-phase + 2-phase	00	(2)	11	11	(2)	11	
2-phase + dual-output	00	(2)	11	11	(2)	11	
Dual-output + dual-output	00	(2)	11	11	(2)	11	

- (1) For 3-phase plus 1-phase configuration and 4-phase configuration, SYNC_MODE, ENSYNC and PHASE can be programmed, saved to EEPROM at one time and then reboot the device for the new value to take effect.
- (2) For all other configurations listed in the table, follow these steps to program two devices to avoid potential damage.
 - 1. Set ENSYNC to 0 on each device.
 - 2. Program SYNC_MODE and PHASE correctly at both devices, save to the EEPROM and then reboot the devices.
 - 3. Set ENSYNC to 1 on each device to enable synchronization between two devices. No reboot is needed.

7.7.40 MFR_SPECIFIC_23 (MASK SMBALERT) (E7h)

Format Unsigned binary

Description The MFR_SPECIFIC_23 (MASK SMBALERT) command may be used to prevent a warning or fault condition from

asserting the SMBALERT signal. This command is unique in that it is partially paged; and partially

common/shared – since some faults are channel dependent; and others are channel independent. The upper 8 bits of this register always controls and accesses the shared/common set of faults, regardless of the (00h) PAGE setting. However, the control and access for the lower 8 bits of this register are (00h) PAGE dependent and controls or reflects the currently selected page.

TPS40425 only provides below two options for MASK_SMBALERT setting.

- When en_auto_ARA bit (auto Alert Response Address response) is enabled, all other bits in this PMBus register need to be disabled.
- When en_auto_ARA bit is disabled, any other bits in this PMBus register can be set as desired.

Default 0000h

Commo	Common/Shared									PAGE0, PAGE1					
r/w	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w	r/w ^E	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w ^E
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
motfi	mprtcl _err	msmb _TO_e rr	mivc	mivd	mpec	mmem	en_aut o_ARA	mOTF	mOTW	mOCF	mOC W	mOVF	mUVF	mPGO OD_Z	mVIN_ UV

Bits	Field Name	Description
7	motfi	(Format: binary) Default: 0b 0: No effe <u>ct upon SMBALERT</u> 1: Masks SMBALERT assertion due to setting of STATUS_MFR_SPECIFIC[7]
6	mprtcl_err	(Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of SMB Protocol Error from the PMBus interface module. One of 2 sources is STATUS_CML[1].
5	msmb_TO_err	(Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of SMB_TIMEOUT from the PMBus interface module. One of 2 sources is STATUS_CML[1].
4	mivc	(Format: binary) Default: 0b 0: No effe <u>ct upon SMBALERT</u> 1: Masks SMBALERT assertion due to setting of STATUS_CML[7]
3	mivd	(Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_CML[6]



Bits	Field Name	Description
2	mpec	(Format: binary) Default: 0b 0: No effe <u>ct upon SMBALERT</u> 1: Masks SMBALERT assertion due to setting of STATUS_CML[5]
1	mmem	(Format: binary) Default: 0b 0: No effe <u>ct upon SMBALERT</u> 1: Masks SMBALERT assertion due to setting of STATUS_CML[4]
0	en_auto_ARA	(Format: binary) Default: 0b Enables auto Alert Response Address response. When this feature is enabled, the hardware automatically masks any fault source currently set from re-asserting SMB_ALERT when this TPS40425 device responds to an ARA on the PMBus. This prevents PMBus "bus hogging" in the case of a persistent fault in a device that consistently wins ARA arbitration due to its device address. In contrast, when this bit is cleared, immediate re-assertion of SMB_ALERT is allowed in the event of a persistent fault and the responsibility is upon the host to mask each source individually. When WRITE_PROTECT is set to 20h, 40h or 80h, en_auto_ARA is enabled automatically.
7	mOTF	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_TEMPERATURE[7]
6	mOTW	Functionality of mask bit: (Format: binary) Default: 0b 0: No effe <u>ct upon SMBALERT</u> 1: Masks SMBALERT assertion due to setting of STATUS_TEMPERATURE[6]
5	mOCF	Functionality of mask bit: (Format: binary) Default: 0b 0: No effe <u>ct upon SMBALERT</u> 1: Masks SMBALERT assertion due to setting of STATUS_IOUT[7]
4	mOCW	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_IOUT[5]
3	mOVF	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_VOUT[7]
2	mUVF	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_VOUT[4]
1	mPGOOD_Z	Functionality of mask bit: (Format: binary) Default: 0b 0: No effe <u>ct upon SMBALERT</u> 1: Masks SMBALERT assertion due to setting of STATUS_WORD[11]
0	mVIN_UV	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_BYTE[3]



7.7.41 MFR_SPECIFIC_25 (AVS_CONFIG) (E9h)

Format Unsigned binary

This register is used for setting user selectable AVS configuration (AVS enable, double transmission check, payload size, and VREF slew-rate). Description

0002h Default

PAGE0, P	AGE1														
r/w ^E	r	r	r	r	r	r	r	r	r	r/w ^E					
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
AVS_EN										AVS_IO	AVS_STUP	TX2	PAYLO	AD<1:0>	SLEW
Bits Field Name Description					on										

AVO_LIV		AVS_IO AVS_STOT TAZ TATEGAD<1.07 SEEW
Bits	Field Name	Description
7	AVS_EN	(Format: binary) Default: 0b AVS mode enable This bit, when high, enables the AVS mode of operation. Otherwise, the IC operates in the non-AVS mode. All other AVS commands (in effect, MFR_SPECIFIC_26, MFR_SPECIFIC_27, MFR_SPECIFIC_28, and MFR_SPECIFIC_29) are write-disabled (read-only access) in the AVS mode. An attempt to write to any of these registers in the AVS mode results in the "oth" bit in STATUS_CML to be set and SMBALERT to be declared. (MFR_SPECIFIC_27 has a slight exception here, as it is writeable in AVS_STARTUP mode). Also, the following PMBus commands related to VREF_TRIM and MARGIN are disabled (both read and write) and NACK'd in the AVS mode: MFR_04 (D4h) VREF_TRIM MFR_05 (D5h) STEP_VREF_MARGIN_HIGH MFR_06 (D6h) STEP_VREF_MARGIN_LOW To change this value, the user must change this value in the register, save it to the EEPROM and then reboot the device via power down for the new value to take effect. 0: PMBus mode enabled 1: AVS mode enabled
6:0 7:6		Note: Any values written to read-only registers are ignored.
5	AVS_IO	(Format: binary) Default: 0b AVS I/O adjust This bit, when high, changes the internal logic level detection circuit (sensing the AVS_CLK and AVS_DATA signals at the IC pins) from 2.5 V to 1.8 V. This signal is only defined on PAGE 0 (channel 1). Since there is a single AVS interface to TPS40425, the setting here effectively applies to both channels. The corresponding bit on PAGE 1 is read-only and set to a default of 0. 0: AVS CLK and DATA signals from ASIC are at 2.5-V logic 1: AVS CLK and DATA signals from ASIC are at 1.8-V logic
4	AVS_STUP	(Format: binary) Default: 0b AVS startup mode enable This bit when high enables a mode called AVS_STARTUP mode, which is a sub-mode of the AVS mode. The AVS_STARTUP mode can only be enabled when the channel is in the AVS mode (in effect, it cannot be enabled in the non-AVS mode, even if the AVS_STUP bit is set high.). There are a few key features of the AVS_STARTUP mode: a. When in the AVS mode, the user can change to and from the AVS_STARTUP mode "on-the-fly" by simply changing the state of the AVS_STUP bit, without having to power-cycle the part b. When in the AVS_STARTUP mode, the reference voltage VREF is determined by the contents of MFR_27 (EBh). The slew rate of VREF is controlled by TON_RISE or AVS_SLEW, depending on what operating state the channel is in: o While on SoftStart, Slew rate is controlled by TON_RISE. o After SoftStart (this is Normal Operation), Slew rate is controlled by AVS_SLEW (MFR25[0]). c. When in the AVS_STARTUP mode, the user can change the contents of MFR_27 (EB) by PMBus to enable the control of the VREF by PMBus d. When in the AVS_STARTUP mode, all commands on the AVS bus are ignored.



Bits	Field Name	Description
3	TX2	(Format: binary) Default: 0b AVS Double Transmission Check Select This bit is used to force the AVS slave to require any AVS command to be issued twice before it is acted upon. 0: Every commit-write actually takes effect as indicated by the AVS Master. 1: Every commit-write attempt must be performed twice for it to take effect. This bit should not change while AVS is enabled.
2:1	PAYLOAD<1:0>	(Format: binary) Default: 01b AVS Payload Configuration This bit-field determines the number of bits that the device uses for sending "Voltage" in an AVS read frame, as well as the number of bits that the device expects in an AVS write frame. Considering that TPS40425's encoding for the DAC voltage requires 10 bits, the setting for 8 bits is not acceptable. 00: 8-bit voltage – Reserved, not to be used in TPS40425. 01: 10-bit voltage, the minimum size (and the default setting). 10: 12-bit voltage. Allowed. 11: 16-bit voltage. Allowed. This bit field should not change while AVS is enabled.
0	SLEW	(Format: binary) Default: 0b AVS Slew rate select This bit is used to select between fast (default) and slow AVS transition rates by adjusting the slew rate of the error-amplifier reference voltage VREF. 0: Fast AVS slew rate selected (200 mV / 30 μs) 1: Slow AVS rate selected (2 mV / 30 μs – slowest soft-start rate)

Table 15 summarizes the various mode transitions.

Table 15. Mode State Transitions

INITIAL MODE		IPUT DITIONS	IF THIS EVENT OCCURS	FINAL MODE		
	AVS_EN	AVS_STUP				
AVS	Χ	X	No power-cycle	AVS		
AVS	1	0	Power cycle	AVS		
AVS	1	1	Power cycle	AVS_STARTUP		
AVS	0	X	Power cycle	PMBus		
AVS	Х	1	No power cycle	AVS_STARTUP		
AVS_STARTUP	Х	1	No power cycle	AVS_STARTUP		
AVS_STARTUP	1	0	With or without power cycle	AVS		
AVS_STARTUP	1	1	Power cycle	AVS_STARTUP		
AVS_STARTUP	0	X	Power cycle	PMBus		
PMBus	Х	Х	No power cycle	PMBus		
PMBus	0	Х	Power cycle	PMBus		
PMBus	1	0	Power cycle	AVS		
PMBus	1	1	Power cycle	AVS_STARTUP		



7.7.42 MFR SPECIFIC 26 (AVS ADDRESS) (EAh)

Format Unsigned binary

Description This register is used for setting the device and channel address for AVS communication purposes. This register is

read-only while in AVS mode. Any attempted write access when both channels are in the AVS mode results in an ACK'ed command; but the "oth" bit in STATUS_CML is set and SMB_ALERT triggered. If only one channel is in the

AVS mode, then write access is allowed.

Default 0005h

The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r	r	r	r	r/w ^E	r/w ^E	r/w ^E	r/w ^E
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	_			_			_	_	_	_		AVS address<3:0>			

Bits	Field Name	Description
7:0 7:4		Note: Any values written to read-only registers are ignored.
3:0	AVS_address[3:0]	(Format: binary) Default: 0101b AVS device address This is a 4-bit device AVS address that is programmed by PMBus. This address is used to identify the TPS40425 device for communication over the AVS data/clk lines only (not for PMBus communication).

7.7.43 MFR_SPECIFIC_27 (AVS_DAC_DEFAULT) (EBh)

Format Unsigned binary

Description This paged register is used for setting user selectable AVS reference DAC default state for each channel. When the

dc-dc converter power supply system starts up in AVS mode, this 10-bit DAC default determines the initial output

voltage level before any AVS command is issued by the host ASIC. The LSB is 2 mV.
This command can only be written in the non-AVS mode or AVS_STARTUP mode. In AVS mode, reads of this

command are allowed, however - any writes to this register (including from EEPROM during

RESTORE_USER_ALL) are prevented. An attempt to write to this register (not including RESTORE_USER_ALL) results in an ACK'd command, but the event results in the "oth" bit in STATUS_CML to be set and SMBALERT to

be declared.

Default 01F4h

PAGE0,	, PAGE1															
r	r	r	r	r	r	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
_	_	_	_	_	_	AVS_DAC_DEFAULT<9:0>										

Bits	Field Name	Description
7:2		Note: Any values written to read-only registers are ignored.
1:0 7:0	AVS_DAC_DEFAULT	(Format: binary) Default: 0000 0001 1111 0100 b (500 decimal \rightarrow 1 V) Maximum: 0000 0010 1110 1110 b (750 decimal \rightarrow 1.5 V) Minimum: 0000 0000 1111 1010 b (250 decimal \rightarrow 0.5 V) An attempt to write beyond the set of limits set by the commands (AVS_CLAMP_HI, AVS_CLAMP_LO) is treated as invalid data – in effect, the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register are set, and SMB_ALERT asserted.



7.7.44 MFR_SPECIFIC_28 (AVS_CLAMP_HI) (ECh)

Format Unsigned binary

Description This paged register is used for setting user selectable upper limit for AVS reference DAC input for each channel.

The LSB is 2 mV. An attempt to write a DAC input greater than this limit (from any source – explicit AVS command or AVS_DAC_DEFAULT) results in the actual DAC input being clamped to the setting in this register, and an ivd

fault is declared with SMBALERT being triggered.

This command can only be written in the non-AVS (PMBus) mode. In AVS or AVS_STARTUP mode, reads of this

command are allowed, however - any writes to this register (including from EEPROM during

RESTORE_USER_ALL) are prevented in the AVS mode. An attempt to write to this register (not including RESTORE_USER_ALL) results in an ACK'd command, but the event results in the "oth" bit in STATUS_CML to be

set and SMBALERT to be declared.

Default 02EEh

The default power-up state can be changed using the STORE_USER commands.

PAGE0	, PAGE1														
r	r	r	r	r	r	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
						AVS_CLAMP_HI<9:0>									

Bits	Field Name	Description
7:2		Note: Any values written to read-only registers are ignored.
1:0 7:0	AVS_CLAMP_HI	(Format: binary) Default: 0000 0010 1110 1110 b (750 decimal \rightarrow 1.5 V) Maximum: 0000 0010 1110 1110 b (750 decimal \rightarrow 1.5 V) Minimum: 0000 0000 1111 1010 b (250 decimal \rightarrow 0.5 V) An attempt to write beyond the above set of limits results in an ivd fault, and triggering of SMBALERT.

7.7.45 MFR_SPECIFIC_29 (AVS_CLAMP_LO) (EDh)

Format Unsigned binary

Description This paged register is used for setting user selectable lower limit for AVS reference DAC input for each channel.

The LSB is 2 mV. An attempt to write a DAC input lower than this limit (from any source – explicit AVS command or AVS_DAC_DEFAULT) results in the actual DAC input being clamped to the setting in this register, and an ivd fault

is declared with SMBALERT being triggered.

This command can only be written in the PMBus mode. In AVS or AVS_STARTUP mode, reads of this command are allowed, however - writes to this register (including from EEPROM during RESTORE_USER_ALL) are prevented in the AVS mode. An attempt to write to this register (not including RESTORE_USER_ALL) results in an ACK'd command, but the event results in the "oth" bit in STATUS_CML to be set and SMBALERT to be declared.

Default 00FAh

PAGE0,	, PAGE1															
r	r	r	r	r	r	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
						AVS_CLAMP_LO<9:0>										

Bits	Field Name	Description
7:2		Note: Any values written to read-only registers are ignored.
1:0 7:0	AVS_CLAMP_LO	(Format: binary) Default: 0000 0000 1111 1010 b (250 decimal \rightarrow 0.5 V) Maximum: 0000 0010 1110 1110 b (750 decimal \rightarrow 1.5 V) Minimum: 0000 0000 1111 1010 b (250 decimal \rightarrow 0.5 V) An attempt to write beyond the above set of limits results in an ivd fault, and triggering of SMBALERT.



7.7.46 MFR_SPECIFIC_30 (TEMP_OFFSET) (EEh)

Format Unsigned binary

Description This paged register is used for setting user selectable offset in the measured temperature. The specified offset

value is added to the post-math digital output. The new, post-offset, post-averaging temperature is used for READ_TEMP_2 reporting and for temperature compensation of IOUT_CAL_GAIN for both reporting READ_IOUT,

and OC_FAULT_LIMIT/WARN threshold setting.

Default F800h

The default power-up state can be changed using the STORE_USER commands.

PAGE0	PAGE0, PAGE1														
r	r	r	r	r	r/w ^E	r	r	r	r	r	r	r	r/w ^E	r/w ^E	r
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Expone	nt														

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11111 (bin) −1 (dec) (LSB = 0.5 deg) These default settings are not programmable.
2:0 7:0	Mantissa	(Format: two's complement) Default: 000 (bin) 0 (dec) (0 deg) Minimum 7F8 = -8×0.5 deg = -4 deg Maximum 006 = 6×0.5 deg = 3 deg

7.7.47 MFR_SPECIFIC_32 (API_OPTIONS) (F0h)

Format Unsigned binary

Description This paged, user-accessible register sets the API comparator thresholds and other related options.

Default 0000h

PAG	E0, P/	AGE1													
r	r	r	r	r	r	r	r	r	r	r/w ^E					
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
										API_VAL_HIGH	API_VAL_EN	API_AVG	API_EN	API_SE	T<1:0>

Bits	Field Name	Description						
7:0 7:6		Note: Any values written to read-only registers are ignored.						
5	API_VAL_HIGH	(Format: binary) Default: 0b API valley high threshold When this bit is high, the detection threshold for the API valley circuit is increased to approximately 100 mV from the default value of 50 mV.						
4	API_VAL_EN	(Format: binary) Default: 0b API valley enable When this bit is high, API valley circuit is enabled to improve load-dump transient response. When the COMP voltage drops suddenly during load-dump and the variation of COMP voltage exceeds the threshold, the API valley function is triggered. As a result, both high-side and low-side switches are turned off to force the load current go through the body diode of low-side switch to reduce output voltage spike.						
3	API_AVG	(Format: binary) Default: 0b API average mode When this bit is high, API circuit uses average value of COMP instead of peak value for threshold detection.						



Bits	Field Name	Description
2	API_EN	(Format: binary) Default: 0b API enable When this bit is high, API circuit is enabled to improve load step-up transient response. When the COMP voltage goes high suddenly during load step-up and the variation of COMP voltage exceeds the threshold, the API function is triggered. As a result, additional pulses are injected to reduce output voltage dip 0: API is disabled 1: API is enabled
1:0	API_SET<1:0>	(Format: binary) Default: 00b API comparator threshold setting This is a 2-bit user setting for selecting the appropriate API comparator threshold. 00: 35 mV 01: 60 mV 10: 85 mV 11: 110 mV

7.7.48 MFR SPECIFIC 44 (DEVICE CODE) (FCh)

Format																
Description			The DEVICE_CODE command returns a 12-bit unique identifier code for the device and a 4-bit device revision code.													
Default 00C3h																
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
Identifier Code Revision Code																

Bits	Field Name	Description				
7:0 7:4	Identifier Code	0000 0000 1100b - Device ID Code Identifier for TPS40425				
3:0	Revision Code	0011b - Revision Code (first silicon starts at 0)				

8 Applications and Implementation

8.1 Application Information

The TPS40425 device is a driverless synchronous buck controller with PMBus. it can work with a power stage device to convert a higher DC input voltage to a lower DC output voltage. The device is at non-smart power mode in factory default, the below design sample shows the TPS40425 device design with TI smart power stage CSD95372A in a dual-output configuration. The output voltages of channel 1 and channel 2 are set to 1.2 V and 1.8 V, respectively.

This design procedure provides steps how to select key component values, and set the appropriate behavioral options using the PMBus functionality. The design procedure is applied to channel 1 only in this section. User can apply similar calculation for channel 2.

8.2 Typical Application

8.2.1 Dual-Output Application






Figure 22. Typical Dual-Output Application Schematic



8.2.2 Design Requirements

This design example uses the input parameters summarized in Table 16.

Table 16. Design Example Specifications

	PARAMETER	TEST CONDITION	MIN	TYPE	MAX	UNIT
V _{VIN}	Input voltage		7	12	14	V
V _{IN(ripple)}	Input ripple voltage	I _{OUT} = 25 A			0.4	V
V_{OUT}	Output voltage			1.2		V
	Line regulation	7 V ≤ V _{VIN} ≤ 14 V			0.5%	
	Load regulation	0 V ≤ I _{OUT} ≤ 25 A			0.5%	
V_{P-P}	Output ripple voltage	I _{OUT} = 25 A		10		mV
ΔV_{OUT}	Output voltage deviation during load transient	ΔI _{OUT} = 10 A, V _{VIN} = 12 V		60		mV
I _{OUT}	Output current	7 V ≤ V _{VIN} ≤ 14 V	0		25	Α
t _{SS}	Soft-start time			2.7		ms
loc	Output peak current overcurrent trip point			40		Α
η	Efficiency	I _{OUT} = 25 A, V _{VIN} = 12 V		87%		
f _{SW}	Switching frequency			500		kHz

8.2.3 Design Procedure

8.2.3.1 Switching Frequency Selection

Select a switching frequency for the regulator. There is a tradeoff between higher and lower switching frequencies for buck converters. Higher switching frequencies may produce smaller solution size using lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which decrease efficiency and impact thermal performance. In this design, a moderate switching frequency of 500 kHz achieves both a small solution size and a high-efficiency operation. With the frequency selected, the timing resistor is calculated using Equation 10. The standard value $40.2 \text{ k}\Omega$ is used in the design.

$$R_{RT} = \frac{2 \times 10^{10}}{f_{SW}} = \frac{2 \times 10^{10}}{500 \text{ khZ}} = 40 \text{ k}\Omega$$
 (10)

8.2.3.2 Inductor Selection

Use Equation 11 to calculate the value of the output inductance. The coefficient K_{IND} represents the amount of inductor ripple current relative to the maximum output current. The output capacitor filters the inductor ripple current. Therefore, choosing a high inductor ripple current impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. Generally, maintain the K_{IND} coefficient between 0.2 and 0.3 for balanced performance. Using this target ripple current, Equation 11 describes the required inductor size calculation.

$$L1 = \frac{V_{OUT}}{V_{IN(max)} \times f_{SW}} \times \frac{V_{IN} - V_{OUT}}{I_{OUT(max)} \times K_{IND}} = \frac{1.2 \text{ V} \times (14 \text{ V} - 1.2 \text{ V})}{14 \text{ V} \times 500 \text{ kHz} \times 25 \times 0.25} = 351 \text{ nH}$$
(11)

With a selected K_{IND} of 0.25, the target inductance (L1) calculates to 351 nH. Considering the variation and derating of inductance, this application uses a 470-nH inductor (Wurth Electronics part number 744355147). Equation 12 calculates the inductor ripple current . Equation 13 calculates the Peak current. Use these values to select an inductor with the approximate target inductance value, and to select current ratings that allow normal operation with some margin.

$$I_{RIPPLE} = \frac{V_{OUT}}{V_{IN(max)} \times f_{SW}} \times \frac{V_{IN(max)} - V_{OUT}}{L1} = \frac{1.2V \times (14V - 1.2V)}{14V \times 500 \text{kHz} \times 470 \text{nH}} = 4.7 \text{ A}$$
(12)

$$I_{L(rms)} = \sqrt{\left(I_{OUT(max)}\right)^2 + \left(\frac{1}{12}\right) \times \left(I_{RIPPLE}\right)^2} = \sqrt{(25 \text{ A})^2 + \left(\frac{1}{12}\right) \times (4.7 \text{ A})^2} = 25.04 \text{ A}$$
(13)



$$I_{L(peak)} = I_{OUT} + \left(\frac{1}{2}\right) \times I_{RIPPLE} = 25 \text{ A} + \left(\frac{1}{2}\right) \times 4.7 \text{A} = 27.33 \text{ A}$$
 (14)

The WE 744355147 inductor is rated for 30 A RMS current and 50 A saturation current. Using this inductor, the ripple current $I_{RIPPLE} = 4.7$ A, the RMS inductor current $I_{L(rms)} = 25.04$ A, and peak inductor current $I_{L(peak)} = 27.33$ A.

8.2.3.3 Output Capacitor Selection

There are two primary considerations for selecting the value of the output capacitor.

- · the output voltage deviation during load transient.
- · the output voltage ripple

8.2.3.3.1 Output Voltage Deviation During Load Transient

The desired response to a load transient is the first criterion. The output capacitor must supply the load with the required current when not immediately provided by the regulator. When the output capacitor supplies load current, the impedance of the capacitor affects the magnitude of voltage deviation during the transient.

In order to meet the requirements for control loop stability, TPS40425 requires the addition of compensation components in the design of the error amplifier. While these compensation components provide for a stable control loop, they often also reduce the speed with which the regulator can respond to load transients. Figure 23 shows the waveforms of inductor current (I_L) and voltage deviation (ΔV_{OUT}) during a ΔI_{OUT} load step up. It also shows the response time (I_{RESP}) that inductor current changes from previous load current to the new load current.




Figure 23. Load Transient Response Time

The response time t_{RESP} can be calculated using Equation 15 and Equation 16. Usually the cross frequency f_{CO} is set to between one tenth and one fifth of the switching frequency, f_{SW} . In the design the switching frequency is 500 kHz, therefore 50 kHz is used for f_{CO} in the calculation. Equation 18 calculates the minimum required output capacitance $C_{OUT(min)}$.

$$\frac{di}{dt} = 4 \times \Delta I_{OUT} \times f_{CO}$$
 (15)

$$t_{RESP} = \frac{\Delta I_{OUT}}{di/dt} = \frac{1}{4 \times f_{CO}}$$
 (16)

$$\Delta V_{OUT} = \frac{0.5 \times \Delta I_{OUT} \times t_{RESP}}{C_{OUT}}$$
(17)

$$C_{\text{OUT (min)}} = \frac{\Delta I_{\text{OUT}}}{8 \times f_{\text{CO}} \times \Delta V_{\text{OUT}}} = \frac{10 \text{ A}}{8 \times 50 \text{ kHz} \times 60 \text{ mV}} = 417 \,\mu\text{F}$$
(18)



8.2.3.3.2 Output Voltage Ripple

The output voltage ripple is the second criterion for selecting the value of the output capacitor. Equation 19 calculates the minimum output capacitance required to meet the output voltage ripple specification.

$$C_{OUT (min)} = \frac{1}{8 \times f_{SW}} \times \frac{I_{RIPPLE}}{V_{OUT (ripple)}} = \frac{4.7A}{8 \times 500 \text{ kHz} \times 10 \text{ mV}} = 116 \,\mu\text{F}$$
(19)

In this case, the target maximum output voltage ripple is 10 mV. Under this requirement, the minimum output capacitance for ripple is 116 µF. Because this capacitance value is smaller than the output capacitance required for the transient response, select the output capacitance value based on the transient requirement. Considering the variation and de-rating of capacitance, in this design, use ten 100-µF low-ESR ceramic capacitors to meet the transient specification with sufficient margin. Therefore C_{OUT} = 1000 μF .

Using the known target output capacitance value, Equation 20 calculates the maximum ESR the output capacitor bank allowed to meet the output voltage ripple specification. Equation 20 indicates the ESR should be less than 1.9 mΩ. Each 100-μF ceramic capacitor contributes approximately 2 mΩ, making the effective ESR of the output capacitor bank approximately 0.2 m Ω , meeting the specification with sufficient margin.

$$ESR_{MAX} = \frac{V_{OUT (ripple)} - \left(\frac{I_{RIPPLE}}{8 \times f_{SW} \times C_{OUT}}\right)}{I_{RIPPLE}} = \frac{10 \text{ mV} - \left(\frac{4.7 \text{ A}}{8 \times 500 \text{ kHz} \times 1000 \text{ }\mu\text{F}}\right)}{4.7 \text{ A}} = 1.9 \text{ m}\Omega$$
(20)

8.2.3.4 Input Capacitor Selection

The power stage input decoupling capacitance (effective capacitance at the VIN and PGND terminals) must be sufficient to supply the high switching currents demanded when the high-side MOSFET switches on, while providing minimal input voltage ripple as a result. This effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage with derating. The capacitor must also have a ripple current rating greater than the maximum input current ripple to the device during full load. Use Equation 21 to estimate the input rms current.

$$I_{IN(rms)} = I_{OUT(max)} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}}} \times \frac{\left(V_{IN(min)} - V_{OUT}\right)}{V_{IN(min)}} = 25 \text{ A} \times \sqrt{\frac{1.2 \text{ V}}{7 \text{ V}}} \times \frac{(7 \text{ V} - 1.2 \text{ V})}{7 \text{ V}} = 9.42 \text{ A}$$
(21)

The minimum input capacitance and ESR values for a given input voltage ripple specification, VIN(ripple), are shown in Equation 22 and Equation 23. The input ripple is composed of a capacitive portion, V_{RIPPI F(Cap)}, and a

shown in Equation 22 and Equation 23. The input hippie is composed of a capacitive portion,
$$V_{RIPPLE(cap)}$$
, and a resistive portion, $V_{RIPPLE(esr)}$.

$$C_{IN(min)} = \frac{I_{OUT\,(max)} \times V_{OUT}}{V_{RIPPLE\,(cap)} \times V_{IN(max)} \times f_{SW}} = \frac{25 \text{ A} \times 1.2 \text{ V}}{0.1 \text{ V} \times 14 \text{ V} \times 500 \text{ kHz}} = 42.8 \,\mu\text{F}$$
(22)

$$ESR_{CIN (max)} = \frac{V_{RIPPLE (ESR)}}{I_{OUT (max)} + (\frac{1}{2}) \times I_{RIPPLE}} = \frac{0.2 \text{ V}}{25 \text{ A} + (\frac{1}{2}) \times (4.7 \text{ A})} = 7.3 \text{ m}\Omega$$
(23)

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. Minimize the capacitance variations due to temperature by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature.

The input capacitor must also be selected with the DC bias taken into account. This design requires a ceramic capacitor with at least a 25-V voltage rating to support the maximum input voltage. For this design, allow 0.1-V input ripple for $V_{RIPPLE(cap)}$, and 0.2-V input ripple for $V_{RIPPLE(esr)}$. Using Equation 22 and Equation 23, the minimum input capacitance for this design is 42.8 μF , and the maximum ESR is 7.3 m Ω . For this design example, five 22-uF, 25-V ceramic capacitors and two additional 100-uF, 25-V low-ESR electrolytic capacitors in parallel were selected for the power stage with sufficient margin.

A high frequency input voltage bypass capacitor is suggested to be placed close to the power stage to help with ringing reduction. Please refer to the datasheet of the power stage device for more application information of input capacitors.



8.2.3.5 VDD, BP5, BP3 Bypass Capacitor

The BP3 pin requires a minimum capacitance of 0.33 μF connected to AGND. The BP5 pin requires approximately 1 μF of capacitance connected to PGND. The VDD pin requires approximately 1 μF of capacitance connected to AGND. To filter ripple on VIN, a small value resistor is recommended to be placed between the VDD pin and the VIN pin.

In this design, a 1- μ F capacitor is used for all VDD, BP5 and BP3 pins. All bypass capacitors must be placed close to the device. Place a 1- Ω resistor between the VDD pin and the VIN pin.

8.2.3.6 R-C Snubber

An R-C snubber needs to be placed between the switching node and PGND to reduce voltage spike on switching node. The power rating of the resistor needs to be larger than the power dissipation on the resistor with sufficient margin. To balance efficiency and spike level, a 1-nF capacitor and two $10-\Omega$ resistors are chosen in the design. Please refer to the datasheet of the power stage device for more application information.

8.2.3.7 Current and Temperature Sensor

During non-smart power mode operation, the TPS40425 device use inductor DCR for current sense and external thermal transistor (x3904) for temperature sense. The current readout is with temperature compensation for the temperature variation of DCR value.

The capacitor value of R-C filter is selected as 0.22uF, the resistor value of R-C filter is calculated in Equation 24.

$$R_{S} = \frac{L}{R_{DCR} \times C_{S}} = \frac{0.47 \ \mu H}{0.67 \ m\Omega \times 0.22 \ \mu F} = 3.18 \ k\Omega \tag{24}$$

8.2.3.8 Power Sequence Between the TPS40425 Device and Power Stage

Before soft-start operation begins to generate a PWM signal, the VDD voltage for power stage must be prepared. Without preparation, the TPS40425 outputs the PWM signal at maximum duty cycle, because the power stage is not working and output voltage is not regulated.

The supply voltage (VDD) for the power stage must be above its threshold until the TPS40425 device is turned off.

8.2.3.9 Output Voltage Setting and Frequency Compensation Selection

A feedback divider between the DIFFO pin and AGND sets the output voltage. This design selects an R1 value of 10 k Ω . Using R1 and the desired output voltage, and calculate the value of the R_{BIAS} resistor using Equation 25 to be 10 k Ω .

$$R_{BIAS} = \frac{V_{FB}}{V_{OITT} - V_{FR}} \times R1 = \frac{0.6 \text{ V}}{1.2 \text{ V} - 0.6 \text{ V}} \times 10 \text{ k}\Omega = 10 \text{ k}\Omega$$
(25)

The TPS40425 device uses voltage mode control with input feedforward at single phase dual-output configuration. See the presentation *Under the Hood of Low-Voltage DC/DC Converters* from the 2003 TI Power Supply Design Seminar for an in-depth discussion of voltage-mode feedback and control. Click SLUP206 to download a copy. Frequency compensation can be accomplished using standard techniques. TI also provides a compensation calculator tool to streamline compensation design. In the TPS40k Loop Compensation Tool, the device parameters, cross frequency and phase margin are set as below.

The device parameters entered into the loop compenation tool for this design are:

- $V_{VRAMP} = V_{VIN}/10$
- VREF = 0.6 V
- GBWP = 50 MHz
- DC Gain = 80dB
- $f_{CO} = 50 \text{ kHz}$
- Phase Margin = 55°



The tool provides the recommended compensation components, and approximate bode plots. As a starting point, the crossover frequency should be set to $1/10~f_{SW}$, and the phase margin at crossover should be greater than 45°. The resulting plots should be reviewed for a few common considerations. The error amplifier gain should not hit the error amplifier gain bandwidth product (GBWP), and the error amplifier gain at switching frequency region is recommended to be approximately 20dB in general. Use the tool to calculate the system bode plot at different loading conditions to ensure that the phase does not drop below zero prior to crossover, as this condition is known as conditional stability.

The design tool provides the compensation network values as a starting point. It is always recommended to measure the real system bode plot after the design and adjust the compensation values accordingly.

These compensation values are from the tool calculation and optimization based on the measured data.

- R1 = 10 kΩ
- R1 = 0.28 k Ω
- R3 = $5 \text{ k}\Omega$
- $R_{BIAS} = 10 \text{ k}\Omega$
- C1 = 1500 pF
- C2 = 3300 pF
- C3 = 100 pF

8.2.3.10 Key PMBus Parameter Selection

The following sections summarize some of the key design parameters for the TPS40425 device can be configured via the PMBus interface, and stored to its non-volatile memory (NVM) for future use.

8.2.3.10.1 MFR SPECIFIC 21 (OPTIONS)

The EN_SPS bit in MFR_SPECIFIC_21 register is set to 0b in factory default. It must be set to 0b to allow TPS40425 to work at non-smart power mode.

The default value 20 V/V is recommended for CH1_CSGAIN_SEL and CH2_CSGAIN_SEL bits for most applications.

The en_adc_ctl bit is set to 1b in factory default to enable ADC operation such that the information of output voltage, output current and temperature can be provided by TPS40425 through PMBus.

8.2.3.10.1.1 IOUT CAL GAIN

At non-smart power mode, IOUT_CAL_GAIN must be equal to actual inductor DCR value for accurace current readout and OC fault protection.

8.2.3.10.1.2 Enable and UVLO

The ON_OFF_CONFIG command is used to select the turn-on behavior of the converter. For this example, the CNTL terminal was used to enable or disable the converter, regardless of the state of OPERATION, as long as input voltage is present, and above the UVLO threshold. The CNTL terminal is pulled to BP5 via an internal 6 μ A current source if it is floating.

8.2.3.10.1.3 Soft-Start Time

The TON_RISE command sets the soft-start time, the charging current for the output capacitors needs to be considered when selecting the soft-start time. In some applications (e.g., those with large amounts of output capacitance) this current can cause false tripping of the overcurrent protection circuitry if the soft-start time is not properly selected. To avoid false tripping, the output capacitor charging current should be included when choosing a soft-start time and overcurrent threshold. The capacitor charging current can be calculated using Equation 26.

$$I_{CAP} = \frac{V_{OUT} \times C_{OUT}}{t_{SS}} = \frac{1.2 \text{ V} \times 1000 \text{ } \mu\text{F}}{2.7 \text{ ms}} = 0.44 \text{ A}$$
(26)




8.2.3.10.1.4 Overcurrent Threshold and Response


The IOUT_OC_FAULT_LIMIT command sets the overcurrent threshold. The TPS40425 device uses inductor peak current value for overcurrent detecting. The current limit should be set to the maximum inductor peak current, plus the output capacitor charging current during start-up, plus some margin for load transients and component variation. The amount of margin required depends on the individual application, but a suggested point is between 30% and 50%. For this application, the maximum inductor peak current is 27.33 A, the output capacitor charging current is 0.44 A. This design allows some extra margin, so an overcurrent threshold of 40 A (peak current) was selected.

The IOUT_OC_FAULT_RESPONE command sets the desired response to an overcurrent event. In this example, the converter is configured to hiccup in the event of an overcurrent. TPS40425 device can also be configured to latch in the event of an overcurrent.

8.2.4 Application Curves









9 Power Supply Recommendations

This device is designed to operate from an input voltage supply between 4.5 V and 20 V. There is also an input voltage limitation from power stage. For power stage CSD95372A, the recommended input voltage is up to 14.5 V. The proper bypassing of input supplies is critical for noise performance. See the power stage datasheet for layout information of input capacitors.



10 Layout

10.1 Layout Guidelines

Layout is a critical portion of good power supply design. Figure 34 shows the recommended PCB layout for dualoutput application. Below are the PCB layout considerations for TPS40425.

10.1.1 Layout Guidelines for TPS40425 Device

- If the analog ground (AGND) and power ground (PGND) pins are separated on the board, the power stage and related components should be terminated or bypassed to the power ground. Signal components of TPS40425 device should be terminated or bypassed to the analog ground. Connect the thermal pad of the device to power ground plane through sufficient vias. Connect AGND and PGND pins of the device to the thermal pad directly. The connection between AGND pin and thermal pad serves as the only connection between analog ground and power ground.
- If one common ground is used on the board, the TPS40425 device and related components must be placed on a noise quiet area which is isolated from fast switching voltage and current paths.
- Maintain placement of signal components and regulator bypass capacitors local to the TPS40425 device.
 Place them as close as possible to the terminals to which they are connected. These components include the
 feedback resistors, frequency compensation, the RT resistor, ADDR0 and ADDR1 resistors, as well as
 bypass capacitors for BP3, BP5, and VDD.
- The VSNSx and GSNSx must be routed as a differential pair on noise quiet area.
- The CSxP and CSxN must be routed as a differential pair on noise quiet area. Place a capacitor with a value or 0.22-uF or larger between CSxP and CSxN. Placed that capacitor as close to the TPS40425 device and as possible. Place a 0.1-uF capacitor between CSxN and ground, and place it close to the TPS40425 device.
- Place the thermal transistor close to the inductor. Place a bypass capacitor with a value of 1 nF or larger close to the transistor. Use a separate ground trace for the transistor. Place another 1-nF bypass capacitor close to TSNSx terminal.

10.1.2 Layout Guidelines for Power Stage Device

Below are the PCB layout considerations for power stage. Please refer to the datasheet of the chosen power stage for more layout information.

- Input bypass capacitors should be as close as physically possible to the VIN and GND terminals of power stage. Additionally, a high-frequency bypass capacitor on the power stage VIN terminals can help to reduce switching ringing.
- Minimize the SW copper area for best noise performance. Route sensitive traces away from SW, as it contain fast switching voltage and lend easily to capacitive coupling.
- The bypass capacitors for VDD, REFIN and TAO pins must be placed as close to the power stage as
 possible.



10.2 Layout Example




Figure 34. PCB Layout Recommendation



11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 開発サポート

11.1.1.1 Texas Instruments Fusion Digital Power Designer

TPS40425デバイスは、テキサス・インスツルメンツのDigital Power Designerで完全にサポートされています。Fusion Digital Power Designerは、テキサス・インスツルメンツのUSB-to-GPIOアダプタを使用して、PMBus経由でTPS40425 デバイスを構成および監視するため使用できる、GUI (グラフィック・ユーザー・インターフェイス)です。

Texas Instruments Fusion Digital Power Designerソフトウェア・パッケージをダウンロードするには、このリンクをクリックしてください。




図 35. Fusion Digital Power Designerによるデバイス構成



デバイス・サポート (continued)



図 36. Fusion Digital Power Designerによるデバイス監視

11.1.1.2 TPS40kループ補償ツール

デュアル出力アプリケーションでは、TPS40425は電圧モード・コントローラとして動作し、テキサス・インスツルメンツの *TPS40kループ補償ツール*によりサポートされます。このスプレッドシート・ツールを使用して、周波数補償部品の値を計算できます。

多相アプリケーションでは、電流情報が制御ループに加えられ位相間の電流共有を実現します。この場合、TPS40425 デバイスは純粋な電圧モード・コントローラではなくなります。スプレッドシート・ツールで計算された補償部品の値を、出発点として使用できます。

部品のばらつき、PCBの寄生インピーダンス、レイアウトの影響のため、補償部品の値を測定値に基づいて最適化することを推奨します。

11.2 商標

PMBus is a trademark of SMIF, Inc..

All other trademarks are the property of their respective owners.

11.3 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS40425RHAR	Active	Production	VQFN (RHA) 40	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS 40425
TPS40425RHAR.A	Active	Production	VQFN (RHA) 40	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS 40425
TPS40425RHAT	Active	Production	VQFN (RHA) 40	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS 40425
TPS40425RHAT.A	Active	Production	VQFN (RHA) 40	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS 40425

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.




PACKAGE OPTION ADDENDUM


www.ti.com 10-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Oct-2018


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS40425RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS40425RHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

www.ti.com 18-Oct-2018




*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS40425RHAR	VQFN	RHA	40	2500	367.0	367.0	38.0
TPS40425RHAT	VQFN	RHA	40	250	210.0	185.0	35.0

6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Package complies to JEDEC MO-220 variation VJJD-2.



RHA (S-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206355-5/X 08/14

NOTES: A. All linear dimensions are in millimeters



RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月