





**TPS40170** JAJSPM1C - MARCH 2011 - REVISED NOVEMBER 2023

# TPS40170 4.5V~60V、広い入力電圧範囲、同期整流 PWM 降圧コントローラ

## 1 特長


- 新しい類似製品が利用可能:
  - LM5145 広い入力電圧範囲とデューティ・サイクル 範囲の 75V 同期整流降圧コントローラ
  - LM5146 広いデューティ・サイクル範囲の 100V 同 期整流降圧 DC/DC コントローラ
- 広い入力電圧範囲:4.5V~60V
- 精度 1% の 600mV の基準電圧
- プログラム可能な UVLO とヒステリシス
- 電圧フィード・フォワードによる電圧モード制御
- 100kHz~600kHz のプログラマブル周波数
- プライマリとセカンダリのオプションによる双方向周波 数同期
- ローサイド FET センシング過電流保護と、内蔵の熱補 償によるハイサイド FET センシング短絡保護
- プログラム可能な閉ループ・ソフト・スタート
- プリバイアス出力をサポート
- ヒステリシス付き 165℃でのサーマル・シャットダウン
- 電圧トラッキング
- パワー・グッド
- 1µA の低電流シャットダウン機能による ENABLE
- 8.0V および 3.3V の LDO 出力
- ブートストラップ・ダイオードを内蔵
- 20 ピン、3.5mm × 4.5mm VQFN (RGY) パッケージ
- WEBENCH® ツールによるカスタム設計を作成します

## 2 アプリケーション

- POL モジュール
- 産業、ネットワーク、テレコム機器向け、広い入力電圧 範囲、高電力密度 DC/DC コンバータ

## 3 概要

TPS40170 は、4.5V~60V の入力電圧で動作するフル 機能の同期整流 PWM 降圧コントローラで、電力密度が



アプリケーション概略図

高く信頼性の高い DC/DC コンバータ・アプリケーションに 最適化されています。このコントローラは、入力電圧フィー ドフォワード補償による電圧モード制御を実装し、入力電 圧の変化に対する瞬時の応答を可能にします。スイッチン グ周波数は 100kHz~600kHz の範囲で設定可能です。

TPS40170-Q1 は、プログラム可能な低電圧ロックアウト (UVLO)、ローサイド FET の検出によるプログラム可能な 過電流保護 (OCP)、ハイサイド FET の検出による選択可 能な短絡保護 (SCP)、サーマル・シャットダウンなど、一連 のシステム保護および監視機能を備えています。 ENABLE ピンにより、低電流 (代表値 1µA) モードでシス テム・シャットダウンが可能です。このコントローラは、プリ バイアス出力をサポートし、オープン・ドレインの PGOOD 信号を供給するほか、閉ループのソフトスタート、出力電 圧トラッキング、適合型デッドタイム制御を備えています。


TPS40170 は、精度 1% 内の正確な出力電圧レギュレー ショを実現します。 さらに、このコントローラは 1 つのコント ローラがプライマリ・コントローラとして動作し、他のダウンス トリーム・コントローラが 1 次側に同相、または 180° 位相 不一致に同期しているセカンダリ・コントローラとして動作し ている新しい双方向同期方式を実装しています。セカンダ リ・コントローラは、フリーランニング・スイッチング周波数の ±30% 以内で外部クロックと同期できます。

新製品 (LM5145 および LM5146) には、BOM コストの 削減、効率の向上、ソリューション・サイズの小型化など、 多くの特長があります。

## パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ・サイズ (2)
TPS40170	RGY (VQFN, 20)	4.50mm × 3.50mm

- 供給されているすべてのパッケージについては、セクション 10 を 参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



効率と負荷電流との関係



## **Table of Contents**

1 特長	1	7 Application and Implementation	29
2アプリケーション		7.1 Application Information	29
3 概要		7.2 Typical Application	29
4 Pin Configuration and Functions		7.3 Power Supply Recommendations	<mark>36</mark>
5 Specifications		7.4 Layout	36
5.1 Absolute Maximum Ratings		8 Device and Documentation Support	41
5.2 Handling Ratings		8.1 Device Support	41
5.3 Recommended Operating Conditions		8.2 Documentation Support	41
5.4 Thermal Information		8.3ドキュメントの更新通知を受け取る方法	41
5.5 Electrical Characteristics		8.4 サポート・リソース	41
5.6 Typical Characteristics		8.5 Trademarks	41
6 Detailed Description		8.6 静電気放電に関する注意事項	42
6.1 Overview		8.7 用語集	
6.2 Functional Block Diagram		9 Revision History	
6.3 Feature Description		10 Mechanical, Packaging, and Orderable	
6.4 Device Functional Modes		Information	42

Product Folder Links: TPS40170



# **4 Pin Configuration and Functions**




図 4-1. RGY PACKAGE, QFN-20 (Top View)

表 4-1. Pin Functions

P	'IN	TYPE	DESCRIPTION
NAME	NO.	(1)	DESCRIPTION
AGND	9	<u> </u>	Analog signal ground. This pin must be electrically connected to power ground PGND externally.
BOOT	18	0	Boot capacitor node for high-side FET gate driver. The boot capacitor is connected from this pin to SW.
COMP	8	0	Output of the internal error amplifier. The feedback loop compensation network is connected from this pin to the FB pin.
ENABLE	1	I	This pin must be high for the device to be enabled. If this pin is pulled low, the device is put in a low-power consumption shutdown mode.
FB	7	ı	Negative input to the error amplifier. The output voltage is fed back to this pin through a resistor divider network.
HDRV	17	0	Gate driver output for the high-side FET.
ILIM	12	ı	A resistor from this pin to PGND sets the overcurrent limit. This pin provides source current used for overcurrent protection threshold setting.
LDRV	14	0	Gate driver output for the low-side FET. Also, a resistor from this pin to PGND sets the multiplier factor to determine short-circuit current limit. If no resistor is present the multiplier defaults to 7 times the ILIM pin voltage.
M/S	3	I	Primary or secondary mode selector pin for frequency synchronization. This pin must be tied to VIN for primary mode. In the secondary mode this pin must be tied to AGND or left floating. If the pin is tied to AGND, the device synchronizes with a 180° phase shift. If the pin is left floating, the device synchronizes with a 0° phase shift.
PGND	13	-	Power ground. This pin must externally connect to the AGND at a single point.
PGOOD	11	0	Power good indicator. This pin is an open-drain output pin and a 10 k $\Omega$ pull-up resistor is recommended to be connected between this pin and VDD.
RT	4	I	A resistor from this pin to AGND sets the oscillator frequency. Even if operating in secondary mode, it is required to have a resistor at this pin to set the free running switching frequency.
SS	5	ı	Soft-start. A capacitor must be connected at this pin to AGND. The capacitor value sets the soft-start time.
sw	16	I	This pin must connect to the switching node of the synchronous buck converter. The high-side and low-side FET current sensing are also done from this node.
SYNC	2	I/O	Synchronization. This is a bi-directional pin used for frequency synchronization. In the primary mode, it is the SYNC output pin. In the secondary mode, it is a SYNC input pin. If unused, this pin can be left open.
TRK	6	ı	Tracking. External signal at this pin is used for output voltage tracking. This pin goes directly to the internal error amplifier as a positive reference. The lesser of the voltages between V <sub>TRK</sub> and the internal 600 mV reference sets the output voltage. If not used, this pin must be pulled up to VDD.



## 表 4-1. Pin Functions (続き)

PI	N	TYPE	DESCRIPTION	
NAME	NO.	(1)	DESCRIPTION	
UVLO	20	I	Undervoltage lockout. A resistor divider on this pin from VIN to AGND can be used to set the UVLO threshold.	
VBP	15	0	8 V regulated output for gate driver. A ceramic capacitor with a value from 1 $\mu$ F to 10 $\mu$ F must be connected from this pin to PGND and placed close to this pin.	
VDD	10	0	3.3 V regulated output. A ceramic by-pass capacitor with a value from 0.1 $\mu$ F to 1 $\mu$ F must be connected from this pin to AGND and placed close to this pin.	
VIN	19	I	Input voltage for the controller which is also the input voltage for the DC/DC converter. A ceramic by-pass capacitor with a value from 0.1 $\mu$ F to 1 $\mu$ F must be connected from this pin to PGND and placed close to this pin.	

(1) I = input, O = output

## **5 Specifications**

## **5.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	VIN	-0.3	62	
	M/S	-0.3	VIN	
	UVLO	-0.3	16	
Input voltage	SW	<b>-</b> 5	V <sub>VIN</sub>	V
	SW (for duration less than 200 ns)	-10	V <sub>VIN</sub>	
	BOOT		V <sub>SW</sub> + 8.8	
	HDRV	$V_{SW}$	воот	V
Output voltage	BOOT-SW, HDRV-SW (differential from BOOT or HDRV to SW)	-0.3	8.8	
Output voitage	VBP, LDRV, COMP, RT, ENABLE, PGOOD, SYNC	-0.3	8.8	\ \ \ \ \ \
	VDD, FB, TRK, SS, ILIM	-0.3	3.6	
	AGND-PGND, PGND-AGND	200	200	mV
	PowerPAD to AGND (must be electrically connected external to device)		0	1117
Lead Temperature			260	°C
Operating junction temperature	TJ	<del>-4</del> 0	125	°C

## 5.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature		<b>–</b> 55	150	°C
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>		2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>		1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{IN}$	Input voltage	4.5	60	V

資料に関するフィードバック (ご意見やお問い合わせ) を送信



		MIN	MAX	UNIT
T <sub>J</sub>	Operating junction temperature range	-40	125	°C

## **5.4 Thermal Information**

		TPS40170	
	THERMAL METRIC <sup>(1)</sup>	RGY	UNIT
		20 PINS	-
$R_{\theta JA}$	Junction-to-ambient thermal resistance	35.0	
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	36.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	12.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	C/VV
ΨЈВ	Junction-to-board characterization parameter	12.7	1
R <sub>0JC(bot)</sub>	Junction-to-case(bottom) thermal resistance	3.1	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Unless otherwise stated, these specifications apply for –40°C  $\leq$  T<sub>J</sub>  $\leq$  125°C, V<sub>VIN</sub>=12 V

## **5.5 Electrical Characteristics**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUP	PLY					
V <sub>VIN</sub>	Input voltage range		4.5		60	V
I <sub>SD</sub>	Shutdown current	V <sub>ENABLE</sub> < 100 mV		1	2.5	μA
IQ	Operating current, drivers not switching	V <sub>ENABLE</sub> ≥ 2 V, f <sub>SW</sub> = 300 kHz			4.5	mA
ENABLE						
V <sub>DIS</sub>	ENABLE pin voltage to disable the device				100	>/
V <sub>EN</sub>	ENABLE pin voltage to enable the device		600			mV
I <sub>ENABLE</sub>	ENABLE pin source current				300	nA
8-V AND 3.3	-V REGULATORS	'				
V <sub>BP</sub>	8 V regulator output voltage	$V_{\text{ENABLE}} \ge 2 \text{ V, } 8.2 \text{ V} < V_{\text{IN}} \le 60 \text{ V,} \\ 0 \text{ mA} < I_{\text{IN}} < 20 \text{ mA}$	7.8	8.0	8.3	V
$V_{DO}$	8 V regulator dropout voltage, V <sub>IN-BP</sub>	$4.5 < V_{IN} \le 8.2 \text{ V}, V_{EN} \ge 2.0 \text{ V},$ $I_{IN} = 10 \text{ mA}$		110	200	mV
$V_{VDD}$	3.3 V regulator output voltage	$V_{ENABLE} \ge 2 \text{ V, } 4.5 \text{ V} < V_{IN} \le 60 \text{ V,} \\ 0 \text{ mA} < I_{IN} < 5 \text{ mA}$	3.22	3.30	3.42	V
FIXED AND	PROGRAMMABLE UVLO	,				
V <sub>UVLO</sub>	Programmable UVLO ON voltage (at UVLO pin)	V <sub>ENABLE</sub> ≥ 2 V	878	900	919	mV
I <sub>UVLO</sub>	Hysteresis current out of UVLO pin	V <sub>ENABLE</sub> ≥ 2 V , UVLO pin > V <sub>UVLO</sub>	4.06	5.00	6.20	μA
VBP (ON)	VBPturn-on voltage		3.85		4.40	V
VBP (OFF)	VBPturn-off voltage	V <sub>ENABLE</sub> ≥ 2 V, UVLO pin > V <sub>UVLO</sub>	3.60		4.05	V
VBP (HYS)	VBPUVLO Hysteresis voltage		180		400	mV
REFERENC	Ξ					
\/	Deference valtage (Linnut of the error applifier)	T <sub>J</sub> = 25°C, 4.5 V < V <sub>IN</sub> ≤ 60 V	594	600	606	ma\ /
$V_{REF}$	Reference voltage (+ input of the error amplifier)	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}, 4.5 \text{ V} < \text{V}_{\text{IN}} \le 60 \text{ V}$	591	600	609	mV
OSCILLATO	R	,				
		Range (typical)	100		600	
£	Cuitabing fraguency	$R_{RT} = 100 \text{ k}\Omega, 4.5 \text{ V} < V_{IN} \le 60 \text{ V}$	90	100	110	Id I=
f <sub>SW</sub>	Switching frequency	$R_{RT} = 31.6 \text{ k}\Omega, 4.5 \text{ V} < V_{IN} \le 60 \text{ V}$	270	300	330	kHz
		$R_{RT} = 14.3 \text{ k}\Omega, 4.5 \text{ V} < V_{IN} \le 60 \text{ V}$	540	600	660	
V <sub>VALLEY</sub>	Valley voltage		0.7	1	1.2	V
K <sub>PWM</sub> <sup>(1)</sup>	PWM Gain (V <sub>IN</sub> / V <sub>RAMP</sub> )	4.5 V < V <sub>IN</sub> ≤ 60 V	14	15	16	V/V
PWM AND D	OUTY CYCLE	-	-			

Product Folder Links: TPS40170

資料に関するフィードバック(ご意見やお問い合わせ)を送信



## 5.5 Electrical Characteristics (続き)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V <sub>IN</sub> = 4.5 V, f <sub>SW</sub> = 300 kHz		100	150	
t <sub>ON(min)</sub> (1)	Minimum controlled pulse	V <sub>IN</sub> = 12 V, f <sub>SW</sub> = 300 kHz		75	100	no
		V <sub>IN</sub> = 60 V, f <sub>SW</sub> = 300 kHz		50	80	ns
OFF(max) (1)	Minimum OFF time	V <sub>IN</sub> = 12 V, f <sub>SW</sub> = 300 kHz		170	250	
		f <sub>SW</sub> = 100 kHz, 4.5 V < V <sub>IN</sub> ≤ 60 V	95%			
D <sub>MAX</sub> (1)	Maximum duty cycle	F <sub>SW</sub> = 300 kHz, 4.5 V < V <sub>IN</sub> ≤ 60 V	91%			
		f <sub>SW</sub> = 600 kHz, 4.5 V < V <sub>IN</sub> ≤ 60 V	82%			
ERROR AMPL	LIFIER		-			
GBWP <sup>(1)</sup>	Gain bandwidth product		7	10	13	MHz
A <sub>OL</sub> (1)	Open-loop gain		80	90	95	dB
I <sub>IB</sub>	Input bias current				100	nA
I <sub>EAOP</sub>	Output source current	V <sub>FB</sub> = 0 V	2			
I <sub>EAOM</sub>	Output sink current	V <sub>FB</sub> = 1 V	2			mA
	ABLE SOFT-START	1.5				
SS(source,start)	Soft-start source current at V <sub>SS</sub> < 0.5 V	V <sub>SS</sub> = 0.25 V	42	52	62	
SS(source,norma	<del></del>					
l)	Soft-start source current at V <sub>SS</sub> > 0.5 V	V <sub>SS</sub> = 1.5 V	9.3	11.6	13.9	μA
I <sub>SS(sink)</sub>	Soft-start sink current	V <sub>SS</sub> = 1.5 V	0.77	1.05	1.33	
V <sub>SS(fltH)</sub>	SS pin HIGH voltage during fault (OC or thermal) reset timing		2.38	2.50	2.61	V
$V_{SS(fltL)}$	SS pin LOW voltage during fault (OC or thermal) reset timing		235	300	375	mV
V <sub>SS(steady_state</sub> )	SS pin voltage during steady-state		3.25	3.30	3.50	V
V <sub>SS(offst)</sub>	Initial offset voltage from SS pin to error amplifier input		525	650	775	mV
TRACKING						
V <sub>TRK(ctrl)</sub> (1)	Range of TRK which overrides V <sub>REF</sub>	4.5 V < V <sub>IN</sub> ≤ 60 V	0		600	mV
SYNCHRONIZ	ATION (PRIMARY/SECONDARY)	<u> </u>				
	,					
$V_{MSTR}$	M/S pin voltage in primary mode		3.9		VIN	
			3.9 1.25		VIN 1.75	V
V <sub>SLV(0)</sub>	M/S pin voltage in primary mode					V
V <sub>SLV(0)</sub> V <sub>SLV(180)</sub>	M/S pin voltage in primary mode M/S pin voltage in secondary 0 deg mode		1.25	11	1.75	V µA
V <sub>SLV(0)</sub> V <sub>SLV(180)</sub> I <sub>SYNC(in)</sub>	M/S pin voltage in primary mode M/S pin voltage in secondary 0 deg mode M/S pin voltage in secondary 180 deg mode		1.25	11	1.75 0.75	μA
V <sub>SLV(0)</sub> V <sub>SLV(180)</sub> I <sub>SYNC(in)</sub> V <sub>SYNC(in_high)</sub>	M/S pin voltage in primary mode M/S pin voltage in secondary 0 deg mode M/S pin voltage in secondary 180 deg mode SYNC pin pull-down current	M/S configured as secondary- 0 degrees or	1.25 0 8	11	1.75 0.75	
V <sub>SLV(0)</sub> V <sub>SLV(180)</sub> I <sub>SYNC(in)</sub> V <sub>SYNC(in_high)</sub> V <sub>SYNC(in_low)</sub>	M/S pin voltage in primary mode M/S pin voltage in secondary 0 deg mode M/S pin voltage in secondary 180 deg mode SYNC pin pull-down current SYNC pin input high-voltage level	M/S configured as secondary- 0 degrees or secondary-180 degrees	1.25 0 8	11	1.75 0.75 14	μA
V <sub>SLV(0)</sub> V <sub>SLV(180)</sub> I <sub>SYNC(in)</sub> V <sub>SYNC(in_high)</sub> V <sub>SYNC(in_low)</sub> t <sub>SYNC(high_min)</sub>	M/S pin voltage in primary mode M/S pin voltage in secondary 0 deg mode M/S pin voltage in secondary 180 deg mode SYNC pin pull-down current SYNC pin input high-voltage level SYNC pin input low-voltage level		1.25 0 8 2		1.75 0.75 14	μA
V <sub>SLV(0)</sub> V <sub>SLV(180)</sub> I <sub>SYNC(in)</sub> V <sub>SYNC(in_high)</sub> V <sub>SYNC(in_low)</sub> t <sub>SYNC(in_min)</sub> t <sub>SYNC(low_min)</sub>	M/S pin voltage in primary mode M/S pin voltage in secondary 0 deg mode M/S pin voltage in secondary 180 deg mode SYNC pin pull-down current SYNC pin input high-voltage level SYNC pin input low-voltage level Minimum SYNC high pulse-width Minimum SYNC low pulse-width		1.25 0 8 2	50	1.75 0.75 14	μA
V <sub>SLV(0)</sub> V <sub>SLV(180)</sub> I <sub>SYNC(in)</sub> V <sub>SYNC(in_high)</sub> V <sub>SYNC(in_low)</sub> t <sub>SYNC(high_min)</sub> t <sub>SYNC(low_min)</sub> GATE DRIVER	M/S pin voltage in primary mode M/S pin voltage in secondary 0 deg mode M/S pin voltage in secondary 180 deg mode SYNC pin pull-down current SYNC pin input high-voltage level SYNC pin input low-voltage level Minimum SYNC high pulse-width Minimum SYNC low pulse-width		1.25 0 8 2	50	1.75 0.75 14	μA
VSLV(0)  VSLV(180)  SYNC(in)  VSYNC(in_high)  VSYNC(in_low)  tSYNC(high_min)  tSYNC(low_min)  GATE DRIVER	M/S pin voltage in primary mode  M/S pin voltage in secondary 0 deg mode  M/S pin voltage in secondary 180 deg mode  SYNC pin pull-down current  SYNC pin input high-voltage level  SYNC pin input low-voltage level  Minimum SYNC high pulse-width  Minimum SYNC low pulse-width		1.25 0 8 2 40 40	50 50	1.75 0.75 14 0.8	μA V ns
VSLV(0) VSLV(180) ISYNC(in) VSYNC(in_high) VSYNC(in_low) tsYNC(high_min) tSYNC(low_min) GATE DRIVEF RHDHI RHDLO	M/S pin voltage in primary mode  M/S pin voltage in secondary 0 deg mode  M/S pin voltage in secondary 180 deg mode  SYNC pin pull-down current  SYNC pin input high-voltage level  SYNC pin input low-voltage level  Minimum SYNC high pulse-width  Minimum SYNC low pulse-width  RS  High-side driver pull-up resistance		1.25 0 8 2 40 40	50 50 2.64	1.75 0.75 14 0.8	μA
VSLV(0) VSLV(180) ISYNC(in) VSYNC(in_high) VSYNC(in_low) tsYNC(high_min) tsYNC(low_min) GATE DRIVEF RHDHI RHDLO	M/S pin voltage in primary mode  M/S pin voltage in secondary 0 deg mode  M/S pin voltage in secondary 180 deg mode  SYNC pin pull-down current  SYNC pin input high-voltage level  SYNC pin input low-voltage level  Minimum SYNC high pulse-width  Minimum SYNC low pulse-width  RS  High-side driver pull-up resistance  Low-side driver pull-up resistance	secondary-180 degrees	1.25 0 8 2 40 40 1.37 1.08	50 50 2.64 2.40	1.75 0.75 14 0.8 3.50 3.35	μA V ns
VSLV(0)  VSLV(180)  VSYNC(in)  VSYNC(in_high)  VSYNC(in_low)  tSYNC(high_min)  tSYNC(low_min)  GATE DRIVER  RHDHI  RHDLO  RLDHI  RLDLO	M/S pin voltage in primary mode  M/S pin voltage in secondary 0 deg mode  M/S pin voltage in secondary 180 deg mode  SYNC pin pull-down current  SYNC pin input high-voltage level  SYNC pin input low-voltage level  Minimum SYNC high pulse-width  Minimum SYNC low pulse-width  RS  High-side driver pull-up resistance  Low-side driver pull-down resistance  Low-side driver pull-down resistance	secondary-180 degrees  C <sub>LOAD</sub> = 2.2 nF, I <sub>DRV</sub> = 300 mA	1.25 0 8 2 40 40 1.37 1.08 1.37	50 50 2.64 2.40 2.40	1.75 0.75 14 0.8 3.50 3.35 3.20	μA V ns
VSLV(0) VSLV(180) VSYNC(in_high) VSYNC(in_low) VSYNC(in_low) SYNC(high_min) SYNC(low_min) GATE DRIVER RHDHI RHDLO RLDHI RLDLO	M/S pin voltage in primary mode  M/S pin voltage in secondary 0 deg mode  M/S pin voltage in secondary 180 deg mode  SYNC pin pull-down current  SYNC pin input high-voltage level  SYNC pin input low-voltage level  Minimum SYNC high pulse-width  Minimum SYNC low pulse-width  RS  High-side driver pull-up resistance  Low-side driver pull-down resistance  Low-side driver pull-down resistance  Time delay between HDRV fall and LDRV rise	secondary-180 degrees	1.25 0 8 2 40 40 1.37 1.08 1.37	50 50 2.64 2.40 2.40 1.10	1.75 0.75 14 0.8 3.50 3.35 3.20	μA V ns
VSLV(0) VSLV(180) SYNC(in) VSYNC(in_high) VSYNC(in_low) SYNC(high_min) SYNC(low_min) GATE DRIVEF RHDHI RLDHO RLDHI RLDLO MON-OVERLAP1	M/S pin voltage in primary mode  M/S pin voltage in secondary 0 deg mode  M/S pin voltage in secondary 180 deg mode  SYNC pin pull-down current  SYNC pin input high-voltage level  SYNC pin input low-voltage level  Minimum SYNC high pulse-width  Minimum SYNC low pulse-width  RS  High-side driver pull-up resistance  High-side driver pull-down resistance  Low-side driver pull-down resistance  Low-side driver pull-down resistance  Time delay between HDRV fall and LDRV rise  Time delay between HDRV rise and LDRV fall	Secondary-180 degrees  C <sub>LOAD</sub> = 2.2 nF, I <sub>DRV</sub> = 300 mA  C <sub>LOAD</sub> = 2.2 nF,	1.25 0 8 2 40 40 1.37 1.08 1.37	50 50 2.64 2.40 2.40 1.10	1.75 0.75 14 0.8 3.50 3.35 3.20	μA V ns
VSLV(0) VSLV(180) SYNC(in) VSYNC(in_high) VSYNC(in_low) SYNC(ingh_min) SYNC(low_min) GATE DRIVEF RHDHI RHDLO RLDHI RLDLO MON-OVERLAP1 LNON-OVERLAP2 OVERCURRE	M/S pin voltage in primary mode  M/S pin voltage in secondary 0 deg mode  M/S pin voltage in secondary 180 deg mode  SYNC pin pull-down current  SYNC pin input high-voltage level  SYNC pin input low-voltage level  Minimum SYNC high pulse-width  Minimum SYNC low pulse-width  RS  High-side driver pull-up resistance  High-side driver pull-down resistance  Low-side driver pull-down resistance  Low-side driver pull-down resistance  Time delay between HDRV fall and LDRV rise  Time delay between HDRV rise and LDRV fall  NT PROTECTION (LOW-SIDE MOSFET SENSING)	Secondary-180 degrees  C <sub>LOAD</sub> = 2.2 nF, I <sub>DRV</sub> = 300 mA  C <sub>LOAD</sub> = 2.2 nF,	1.25 0 8 2 40 40 1.37 1.08 1.37 0.44	50 50 2.64 2.40 2.40 1.10 50	1.75 0.75 14 0.8 3.50 3.35 3.20 1.70	μA V ns
VSLV(0) VSLV(180) VSLV(180) VSYNC(in) VSYNC(in_high) VSYNC(in_low)  VSYNC(high_min)  VSYNC(low_min)  GATE DRIVEF RHDHI RHDLO RLDHI RLDLO  NON-OVERLAP1  NON-OVERLAP2 OVERCURRE	M/S pin voltage in primary mode  M/S pin voltage in secondary 0 deg mode  M/S pin voltage in secondary 180 deg mode  SYNC pin pull-down current  SYNC pin input high-voltage level  SYNC pin input low-voltage level  Minimum SYNC high pulse-width  Minimum SYNC low pulse-width  RS  High-side driver pull-up resistance  High-side driver pull-down resistance  Low-side driver pull-down resistance  Time delay between HDRV fall and LDRV rise  Time delay between HDRV rise and LDRV fall  NT PROTECTION (LOW-SIDE MOSFET SENSING)  ILIM pin source current	Secondary-180 degrees  C <sub>LOAD</sub> = 2.2 nF, I <sub>DRV</sub> = 300 mA  C <sub>LOAD</sub> = 2.2 nF,	1.25 0 8 2 40 40 1.37 1.08 1.37	50 50 2.64 2.40 2.40 1.10 50 60	1.75 0.75 14 0.8 3.50 3.35 3.20	μA V ns
VSLV(0) VSLV(180) VSVNC(in) VSYNC(in_high) VSYNC(in_low) VSYNC(in_low) VSYNC(low_min) SYNC(low_min) GATE DRIVEF RHDHI RHDLO RLDHI RLDHO VONCOVERLAP1 VONCOVERLAP2 OVERCURRE	M/S pin voltage in primary mode  M/S pin voltage in secondary 0 deg mode  M/S pin voltage in secondary 180 deg mode  SYNC pin pull-down current  SYNC pin input high-voltage level  SYNC pin input low-voltage level  Minimum SYNC high pulse-width  Minimum SYNC low pulse-width  RS  High-side driver pull-up resistance  High-side driver pull-down resistance  Low-side driver pull-down resistance  Low-side driver pull-down resistance  Time delay between HDRV fall and LDRV rise  Time delay between HDRV rise and LDRV fall  NT PROTECTION (LOW-SIDE MOSFET SENSING)  ILIM pin source current  ILIM pin source current during Soft-start	Secondary-180 degrees	1.25 0 8 2 40 40 1.37 1.08 1.37 0.44	50 50 2.64 2.40 2.40 1.10 50 60	1.75 0.75 14 0.8 3.50 3.35 3.20 1.70	μA V ns Ω ns
VSLV(0) VSLV(180) ISYNC(in) VSYNC(in_high) VSYNC(in_low) tSYNC(high_min) tSYNC(low_min) GATE DRIVEF RHDHI RHDLO RLDHI RLDLO tNON-OVERLAP1 tNON-OVERLAP2 OVERCURRE IILIM ILIM, Tc (1)	M/S pin voltage in primary mode  M/S pin voltage in secondary 0 deg mode  M/S pin voltage in secondary 180 deg mode  SYNC pin pull-down current  SYNC pin input high-voltage level  SYNC pin input low-voltage level  Minimum SYNC high pulse-width  Minimum SYNC low pulse-width  RS  High-side driver pull-up resistance  High-side driver pull-down resistance  Low-side driver pull-down resistance  Low-side driver pull-down resistance  Time delay between HDRV fall and LDRV rise  Time delay between HDRV rise and LDRV fall  NT PROTECTION (LOW-SIDE MOSFET SENSING)  ILIM pin source current  ILIM pin source current during Soft-start  Temperature coefficient of ILIM current	Secondary-180 degrees  CLOAD = 2.2 nF, IDRV = 300 mA  CLOAD = 2.2 nF, VHDRV = 2 V  4.5 V < VIN < 60 V, TJ = 25°C  4.5 V < VIN < 60 V	1.25 0 8 2 40 40 1.37 1.08 1.37 0.44	50 50 2.64 2.40 2.40 1.10 50 60	1.75 0.75 14 0.8 3.50 3.35 3.20 1.70	μA V ns
VSLV(0) VSLV(180) VSLV(180) VSYNC(in) VSYNC(in_high) VSYNC(in_low)  TSYNC(high_min) TSYNC(low_min) GATE DRIVEF RHDHI RHDLO RLDHI RLDLO TON-OVERLAP1 TNON-OVERLAP2 OVERCURRE	M/S pin voltage in primary mode  M/S pin voltage in secondary 0 deg mode  M/S pin voltage in secondary 180 deg mode  SYNC pin pull-down current  SYNC pin input high-voltage level  SYNC pin input low-voltage level  Minimum SYNC high pulse-width  Minimum SYNC low pulse-width  RS  High-side driver pull-up resistance  High-side driver pull-down resistance  Low-side driver pull-down resistance  Low-side driver pull-down resistance  Time delay between HDRV fall and LDRV rise  Time delay between HDRV rise and LDRV fall  NT PROTECTION (LOW-SIDE MOSFET SENSING)  ILIM pin source current  ILIM pin source current during Soft-start	Secondary-180 degrees	1.25 0 8 2 40 40 1.37 1.08 1.37 0.44	50 50 2.64 2.40 2.40 1.10 50 60	1.75 0.75 14 0.8 3.50 3.35 3.20 1.70	μA V ns Ω ns

Copyright © 2023 Texas Instruments Incorporated

۵

Product Folder Links: TPS40170



# 5.5 Electrical Characteristics (続き)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>LDRV(max)</sub>	LDRV pin maximum voltage during calibration	R <sub>LDRV</sub> = open		300	360	mV
A <sub>OC3</sub>		$R_{LDRV} = 10 \text{ k}\Omega$	2.75	3.20	3.60	
A <sub>OC7</sub>	Multiplier factor to set the SCP based on OCP level setting at the ILIM pin	R <sub>LDRV</sub> = open	6.40	7.25	7.91	V/V
A <sub>OC15</sub>		$R_{LDRV} = 20 \text{ k}\Omega$	13.9	16.4	18.0	
THERMAL S	HUTDOWN					
T <sub>SD,set</sub> (1)	Thermal shutdown set threshold		155	165	175	
T <sub>SD,reset</sub> (1)	Thermal shutdown reset threshold	4.5 V < V <sub>IN</sub> < 60 V	125	135	145	°C
T <sub>hyst</sub> (1)	Thermal shutdown hysteresis			30		
POWERGOO	OD O				·	
V <sub>OV</sub>	FB pin voltage upper limit for power good		627	647	670	
V <sub>UV</sub>	FB pin voltage lower limit for power good		527	552	570	
V <sub>PG,HYST</sub>	Power good hysteresis voltage at FB pin	4.5 V < V <sub>IN</sub> < 60 V	8.5	20.0	32.0	mV
V <sub>PG(out)</sub>	PGOOD pin voltage when FB pin voltage > $V_{OV}$ or < $V_{UV}$ , $I_{PGD}$ =2 mA				100	
V <sub>PG(np)</sub>	PGOOD pin voltage when device power is removed	$V_{IN}$ is open, 10 k $\Omega$ to $V_{EXT}$ = 5 V		1	1.5	V
BOOT DIOD	E					
V <sub>DFWD</sub>	Bootstrap diode forward voltage	I = 20 mA	0.5	0.7	0.9	V
R <sub>BOOT-SW</sub>	Discharge resistor from BOOT to SW			1		ΜΩ


<sup>(1)</sup> Specified by design. Not production tested.

7

Product Folder Links: TPS40170




## 5.6 Typical Characteristics



English Data Sheet: SLUS970



## 5.6 Typical Characteristics (continued)




9

Product Folder Links: TPS40170



## 5.6 Typical Characteristics (continued)



## **6 Detailed Description**

### 6.1 Overview


The TPS40170 is a synchronous, PWM buck controller that accepts a wide range of input voltage from 4.5 V to 60 V and features voltage-mode control with input-voltage, feed-forward compensation. The switching frequency is programmable from 100 kHz to 600 kHz.

The TPS40170 has a complete set of system protections such as programmable undervoltage lockout (UVLO), programmable overcurrent protection (OCP), selectable short-circuit protection (SCP), and thermal shutdown. The ENABLE pin allows for system shutdown in a low-current (1-µA typical) mode. The controller supports pre-biased outputs, provides an open-drain PGOOD signal, and has closed loop programmable soft-start, output voltage tracking, and adaptive dead time control.

The TPS40170 provides accurate output voltage regulation through 1% specified accuracy.

Additionally, the controller implements a novel scheme of bidirectional synchronization with one controller acting as the primary other downstream controllers acting as secondaries, synchronized to the primary in-phase or 180° out-of-phase. Secondary controllers can be synchronized to an external clock within ±30% of the internal switching frequency.

## 6.2 Functional Block Diagram



Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

11

English Data Sheet: SLUS970

## **6.3 Feature Description**

### 6.3.1 LDO Linear Regulators and Enable

The TPS40170 has two internal low-drop-out (LDO) linear regulators. One has a nominal output voltage of  $V_{VBP}$  and is present at the VBP pin. This is the voltage that is mainly used for the gate-driver output. The other linear regulator has an output voltage of  $V_{VDD}$  and is present at the VDD pin. This voltage can be used in external low-current logic circuitry. The maximum allowable current drawn from the VDD pin must not exceed 5 mA.

The TPS40170 has a dedicated device enable pin (ENABLE). This simplifies user level interface design because no multiplexed functions exist. If the ENABLE pin of the TPS40170 is higher than  $V_{EN}$ , then the LDO regulators are enabled. To ensure that the LDO regulators are disabled, the ENABLE pin must be pulled below  $V_{DIS}$ . By pulling the ENABLE pin below  $V_{DIS}$ , the device is completely disabled and the current consumption is very low (nominally, 1  $\mu$ A). Both LDO regulators are actively discharged when the ENABLE pin is pulled below  $V_{DIS}$ . A functionally equivalent circuit to the enable circuitry on the TPS40170 is shown in  $\boxtimes$  6-1.




図 6-1. TPS40170 Enable Functional Block

The ENABLE pin must not be allowed to float. If the ENABLE function is not needed for the design, then it is suggested that the ENABLE pin be pulled up to VIN by a high value resistor ensuring that the current into the ENABLE pin does not exceed 10  $\mu$ A. If it is not possible to meet this clamp current requirement, then it is suggested that a resistor divider from VIN to GND be used to connect to ENABLE pin. The resistor divider must be such that the ENABLE pin must be higher than V<sub>EN</sub> and lower than 8 V.

注

To avoid potential erroneous behavior of the enable function, the ENABLE signal applied must have a minimum slew rate of 20 V/s.

#### 6.3.2 Input Undervoltage Lockout (UVLO)

The TPS40170 has both fixed and programmable input undervoltage lockout (UVLO). In order for the device to turn ON, all of the following conditions must be met:

- The ENABLE pin voltage must be greater than V<sub>EN</sub>
- The VBP voltage (at VBP pin) must be greater than VBP<sub>(on)</sub>
- The UVLO pin must be greater than  $V_{\text{UVLO}}$

In order for the device to turn OFF, any one of the following conditions must be met:

The ENABLE pin voltage must be less than V<sub>DIS</sub>

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLUS970

- The VBP voltage (at VBP pin) must be less than VBP<sub>(off)</sub>
- The UVLO pin must be less than V<sub>UVLO</sub>

Programming the input UVLO can be accomplished using the UVLO pin. A resistor divider from the input voltage (VIN pin) to GND sets the UVLO level. After the input voltage reaches a value that meets the  $V_{UVLO}$  level at the UVLO pin, then a small hysteresis current,  $I_{UVLO}$  at the UVLO pin is switched in. The programmable UVLO function is shown in  $\boxtimes$  6-2.




図 6-2. UVLO Functional Block Schematic

#### 6.3.2.1 Equations for Programming the Input UVLO:

Components R1 and R2 represent external resistors for programming UVLO and hysteresis and can be calculated in  $\pm$  1 and  $\pm$  2 respectively.

$$R_1 = \frac{V_{ON} - V_{OFF}}{I_{UVLO}} \tag{1}$$

$$R_2 = R_1 \times \frac{V_{UVLO}}{(V_{ON} - V_{UVLO})}$$
(2)

Product Folder Links: TPS40170

#### where

- V<sub>ON</sub> is the desired turn-on voltage of the converter
- V<sub>OFF</sub> is the desired turn-off voltage for the converter
- $I_{UVLO}$  is the hysteresis current generated by the device, 5.0  $\mu A$  (typ)
- V<sub>UVLO</sub> is the UVLO pin threshold voltage, 0.9 V (typ)

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

注

If the UVLO pin is connected to a voltage greater than 0.9 V, the programmable UVLO is disabled and the device defaults to an internal UVLO ( $VBP_{(on)}$  and  $VBP_{(off)}$ ). For example, the UVLO pin can be connected to VDD or the VBP pin to disable the programmable UVLO function.

A 1 nF ceramic by-pass capacitor must be connected between the UVLO pin and GND.

### 6.3.3 Oscillator and Voltage Feed-Forward

TPS40170 implements an oscillator with input-voltage feed-forward compensation that enables instant response to input voltage changes.  $\boxtimes$  6-3 shows the oscillator timing diagram for the TPS40170. The resistor from the RT pin to GND sets the free running oscillator frequency. The voltage  $V_{RT}$  on the RT pin is made proportional to the input voltage (see  $\rightrightarrows$  3).

$$V_{RT} = \frac{V_{IN}}{K_{PWM}} \tag{3}$$

where

K<sub>PWM</sub> = 15

The resistor at the RT pin sets the current in the RT pin. The proportional current charges an internal 100-pF oscillator capacitor. The ramp voltage on this capacitor is compared with the RT pin voltage,  $V_{RT}$ . After the ramp voltage reaches  $V_{RT}$ , the oscillator capacitor is discharged. The ramp that is generated by the oscillator (which is proportional to the input voltage) acts as voltage feed-forward ramp to be used in the PWM comparator.

The time between the start of the discharging oscillator capacitor and the start of the next charging cycle is fixed at 170 ns (typical). During the fixed discharge time, the PWM output is maintained as OFF. This is the minimum OFF-time of the PWM output.




図 6-3. Feed-Forward Oscillator Timing Diagram

資料に関するフィードバック(ご意見やお問い合わせ) を送信

### 6.3.3.1 Calculating the Timing Resistance ( $R_{RT}$ )

$$R_{RT} = \left(\frac{10^4}{f_{SW}}\right) - 2(k\Omega) \tag{4}$$

#### where

- f<sub>SW</sub> is the switching frequency in kHz
- $R_{RT}$  is the resistor connected from RT pin to GND in  $k\Omega$

注

The switching frequency can be adjusted between 100 kHz and 600 kHz. The maximum switching frequency before skipping pulses is determined by the input voltage, output voltage, FET resistances, DCR of the inductor, and the minimum on time of the TPS40170. Use \$\preceq\$5 to determine the maximum switching frequency. For further details, please see analog design journal, *Understanding output voltage limitations of DC/DC buck converters*.

$$f_{SW(max)} = \frac{V_{OUT(min)} + \left(I_{OUT(min)} \times \left(R_{DS2} + R_{LOAD}\right)\right)}{t_{ON(min)} \times \left(V_{IN(max)} - I_{OUT(min)} \times \left(R_{DS1} - R_{DS2}\right)\right)}$$
(5)

#### where

- f<sub>SW(max)</sub> is the maximum switching frequency
- V<sub>OUT(min)</sub> is the minimum output voltage
- V<sub>IN(max)</sub> is the maximum input voltage
- I<sub>OUT(min)</sub> is the minimum output current
- R<sub>DS1</sub> is the high-side FET resistance
- R<sub>DS2</sub> is the low-side FET resistance
- and R<sub>I OAD</sub> is the inductor series resistance

#### 6.3.4 Overcurrent Protection and Short-Circuit Protection (OCP and SCP)

The TPS40170 has the capability to set a two-level overcurrent protection. The first level of overcurrent protection (OCP) is the normal overload setting based on low-side MOSFET voltage sensing. The second level of protection is the heavy overload setting such as short-circuit based on the high-side MOSFET voltage sensing. This protection takes effect immediately. The second level is termed short-circuit protection (SCP).

The OCP level is set by the ILIM pin voltage. A current ( $I_{ILIM}$ ) is sourced into the ILIM pin from which a resistor  $R_{ILIM}$  is connected to GND. Resistor  $R_{ILIM}$  sets the first level of overcurrent limit. The OCP is based on the low-side FET voltage at the switch-node (SW pin) when the LDRV is ON after a blanking time, which is the product of inductor current and low-side FET turn-on resistance  $R_{DS(on)}$ . The voltage is inverted and compared to ILIM pin voltage. If it is greater than the ILIM pin voltage, then a 3-bit counter inside the device increments the fault-count by 1 at the start of the next switching cycle. Alternatively, if it is less than the ILIM pin voltage, then the counter inside the device decrements the fault-count by 1. When the fault-count reaches 7, an overcurrent fault (OC\_FAULT) is declared and both the HDRV and LDRV are turned OFF. The resistor  $R_{ILIM}$  can be calculated by the following  $\not \equiv 6$ .

$$R_{ILIM} = \frac{I_{OC} \times R_{DS(on)}}{I_{ILIM}} = \frac{I_{OC} \times R_{DS(on)}}{9.0 \,\mu\text{A}} \tag{6}$$

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

15

Product Folder Links: TPS40170



The SCP level is set by a multiple of the ILIM pin voltage. The multiplier has three discrete values, 3, 7 or 15 times, which can be selected by respectively choosing a 10-k $\Omega$ , open circuit, or 20 k $\Omega$  resistor from LDRV pin to GND. This multiplier AOC information is translated during the  $t_{CAL}$  time, which starts after the enable and UVLO conditions are met.

The SCP is based on sensing the high-side FET voltage drop from  $V_{VIN}$  to  $V_{SW}$  when the HDRV is ON after a blanking time, which is product of inductor current and high-side FET turn-on resistance  $R_{DS(on)}$ . The voltage is compared to the product of multiplier and the ILIM pin voltage. If it exceeds the product, then the fault-count is immediately set to 7 and the OC\_FAULT is declared. The HDRV is terminated immediately without waiting for the duty cycle to end. When an OC\_FAULT is declared, both the HDRV and LDRV are turned OFF. The appropriate multiplier (A), can be selected using  $\vec{x}$  7.

$$A = \frac{I_{SC} \times R_{DS(on)HS}}{I_{OC} \times R_{DS(on)LS}}$$
(7)




図 6-4. OCP and SCP Protection Functional Block Diagram

注

Both OCP and SCP are based on low-side and high-side MOSFET voltage sensing at the SW node. Excessive ringing on the SW node can have negative impact on the accuracy of OCP and SCP. Adding an RC snubber from the SW node to GND helps minimize the potential impact.

#### 6.3.5 Soft-Start and Fault-Logic

A capacitor from the SS pin to GND defines the SS time,  $t_{SS}$ . The TPS40170 enters into soft-start immediately after completion of the overcurrent calibration. The SS pin goes through the device internal level-shifter circuit before reaching one of the positive inputs of the error amplifier. The SS pin must reach approximately 0.65 V before the input to the error amplifier begins to rise above 0 V. To charge the SS pin from 0 V to 0.65 V faster, at the beginning of the soft-start in addition to the normal charging current, (11.6  $\mu$ A, typ.), an extra charging

Product Folder Links: TPS40170

current (40.4  $\mu$ A, typ.) is switched-in to the SS pin. As the SS capacitor reaches 0.5 V, the extra charging current is turned off and only the normal charging current remains.  $\boxtimes$  6-5 shows the soft-start function block.




図 6-5. Soft-Start Schematic Block

As the SS pin voltage approaches 0.65 V, the positive input to the error amplifier begins to rise (see  $\boxtimes$  6-6). The output of the error amplifier (the COMP pin) starts rising. The rate of rise of the COMP voltage is mainly limited by the feedback loop compensation network. After  $V_{COMP}$  reaches the valley of the PWM ramp, the switching begins. The output is regulated to the error amplifier input through the FB pin in the feedback loop. After the FB pin reaches the 600 mV reference voltage, the feedback node is regulated to the reference voltage,  $V_{REF}$ . The SS pin continues to rise and is clamped to VDD.

The SS pin is discharged through an internal switch during the following conditions:

- Input (VIN) undervoltage lock out UVLO pin less than V<sub>UVLO</sub>
- Overcurrent protection calibration time (t<sub>CAI</sub>)
- VBP less than threshold voltage (VBP<sub>(off)</sub>)



Because it is discharged through an internal switch, the discharging time is relatively fast compared with the discharging time during the fault restart which is discussed in the Soft-Start During Overcurrent Fault section.




図 6-6. Soft-Start Waveforms

注

#### Referring to 🗵 6-6

- (1) VREF dominates the positive input of the error amplifier
- (2) SS\_EAMP dominates the positive input of the error amplifier

For 0 < V<sub>SS EAMP</sub> < V<sub>REF</sub>

$$V_{OUT} = V_{SS(EAMP)} \times \frac{(R1 + R2)}{R2}$$
(8)

For V<sub>SS\_EAMP</sub> > V<sub>REF</sub>

$$V_{OUT} = V_{REF} \times \frac{(R1 + R2)}{R2}$$
(9)

## 6.3.5.1 Soft Start During Overcurrent Fault

The soft-start block also has a role to controls the fault-logic timing. If an overcurrent fault (OC\_FAULT) is declared, the soft-start capacitor is discharged internally through the device by a small current  $I_{SS(sink)}$  (1.05  $\mu$ A, typ.). After the SS pin capacitor is discharged to below  $V_{SS(flt,low)}$  (300 mV, typ.), the soft-start capacitor begins

資料に関するフィードバック(ご意見やお問い合わせ)を送信

charging again. If the fault is persistent, a fault is declared which is determined by the overcurrent protection state machine. If the soft-start capacitor is below  $V_{SS(flt,high)}$  (2.5 V, typ.), then the soft-start capacitor continues to charge until it reaches  $V_{SS(flt,high)}$  before a discharge cycle is initiated. This ensures that the re-start time-interval is always constant.  $\boxtimes$  6-7 shows the restart timing.




図 6-7. Overcurrent Fault Restart Timing

注

For the feedback to be regulated to the SS\_EAMP voltage, the TRK pin must be pulled up high directly or through a resistor to VDD.

#### 6.3.5.2 Equations for Soft Start and Restart Time

The soft-start time ( $t_{SS}$ ) is defined as the time taken for the internal SS\_EAMP node to go from 0 V to the 0.6 V,  $V_{REF}$  voltage. The SS\_EAMP starts rising as the SS pin goes beyond 0.65 V. The offset voltage between the SS and the SS\_EAMP starts increasing as the SS pin voltage starts rising. Soft-Start Waveforms, shows that the SS time can be defined as the time taken for the SS pin voltage to change by 1.05 V (see  $\gtrsim$  10).

The restart time ( $t_{RS}$ ) is defined in  $\not \equiv$  11 as the time taken for the soft-start capacitor ( $C_{SS}$ ) to discharge from 2.5 V to 0.3 V and to then recharge up to 2.5 V.

$$C_{SS} = \frac{t_{SS}}{0.09} \tag{10}$$

$$t_{RS} \approx 2.28 \times C_{SS}$$
 (11)

#### where

- C<sub>SS</sub> is the soft-start capacitance in nF
- · t<sub>SS</sub> is the soft-start time in ms
- · t<sub>RS</sub> is the re-start time in ms

注

During soft-start ( $V_{SS}$  < 2.5 V), the overcurrent protection limit is 1.5 times normal overcurrent protection limit. This allows higher output capacitance to fully charge without activating overcurrent protection.


Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

### 6.3.6 Overtemperature Fault

 $\boxtimes$  6-8 shows the overtemperature protection scheme. If the junction temperature of the device reaches the thermal shutdown limit of  $t_{SD(set)}$  (165°C, typical) and SS charging is completed, an overtemperature FAULT is declared. The soft-start capacitor begins to be discharged. During soft-start discharging period, the PWM switching is terminated; therefore, both HDRV and LDRV are driven low, turning off both MOSFETs.

The soft-start capacitor begins to charge and overtemperature fault is reset whenever the soft-start capacitor is discharged below  $V_{SS(flt,low)}$  (300 mV, typical). During each restart cycle, PWM switching is turned on. When SS is fully charged, PWM switching is terminated. These restarts repeat until the temperature of the device has fallen below the thermal reset level,  $t_{SD(reset)}$  (135°C typical). PWM switching continues and system returns to normal regulation.



☑ 6-8. Overtemperature Fault Restart Timing

The soft-start timing during overtemperature fault is the same as the soft-start timing during overcurrent fault. See the *Equations for Soft Start and Restart Time* section.

## 6.3.7 Tracking

The TRK pin is used for output voltage tracking. The output voltage is regulated so that the FB pin equals the lowest of the internal reference voltage ( $V_{REF}$ ) or the level-shifted SS pin voltage ( $SS_{EAMP}$ ) or the TRK pin voltage. After the TRK pin goes above the reference voltage, then the output voltage is no longer governed by the TRK pin, but it is governed by the reference voltage.

If the voltage tracking function is used, then it must be noted that the SS pin capacitor must remain connected as the SS pin and is also used for FAULT timing. For proper tracking using the TRK pin, the tracking voltage must be allowed to rise only after  $SS_{EAMP}$  has exceeded  $V_{REF}$ , so that there is no possibility of the TRK pin voltage being higher than the  $SS_{EAMP}$  voltage. From Soft-Start Waveforms, for  $SS_{EAMP}$  = 0.6 V, the SS pin voltage is typically 1.7 V.

The maximum slew rate on the TRK pin must be determined by the output capacitance and feedback loop bandwidth. A higher slew rate can possibly trip overcurrent protection.

extstyle ex

せ) を送信 Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *TPS40170* 

For 0 V < V<sub>TRK</sub> < V<sub>RFF</sub>

$$V_{OUT} = V_{TRK} \times \frac{(R1 + R2)}{R2}$$
 (12)

For  $V_{TRK} > V_{REF}$ 

$$V_{OUT} = V_{REF} \times \frac{(R1+R2)}{R2}$$
 (13)




図 6-9. Tracking Functional Block

There are three potential applications for the tracking function.

- · simultaneous voltage tracking
- · ratiometric voltage tracking
- · sequential startup mode

The tracking function configurations and waveforms are shown in ⊠ 6-10, ⊠ 6-12, and ⊠ 6-14 respectively.

In simultaneous voltage tracking shown in  $\boxtimes$  6-10, tracking signals,  $V_{TRK1}$  and  $V_{TRK2}$ , of two modules, POL1 and POL2, start up at the same time and their output voltages  $V_{OUT1}$  initial and  $V_{OUT2}$  initial are approximately the same during initial startup. Because  $V_{TRK1}$  and  $V_{TRK2}$  are less than  $V_{REF}$  (0.6 V, typical),  $\not \equiv$  12 is used. As a result, components selection must meet  $\not \equiv$  14.

$$\left(\frac{\left(R_{1}+R_{2}\right)}{R_{1}}\right) \times V_{TRK1} = \left(\frac{\left(R_{3}+R_{4}\right)}{R_{3}}\right) \times V_{TRK2} \Rightarrow \frac{R_{5}}{R_{6}} = \left(\frac{\left(\frac{R_{1}}{\left(R_{1}+R_{2}\right)}\right)}{\left(\frac{R_{3}}{\left(R_{3}+R_{4}\right)}\right)} - 1\right) \tag{14}$$

After the lower output voltage setting reaches output voltage  $V_{OUT1}$  set point, where  $V_{TRK1}$  increases above  $V_{REF}$ , the output voltage of the other one ( $V_{OUT2}$ ) continues increasing until it reaches its own set point, where  $V_{TRK2}$  increases above  $V_{REF}$ . At that time,  $\not \equiv 13$  is used. As a result, the resistor settings must meet  $\not \equiv 15$  and  $\not \equiv 16$ .

$$V_{OUT1} = \left(\frac{\left(R_1 + R_2\right)}{R_1}\right) \times V_{REF}$$
(15)

$$V_{OUT2} = \left(\frac{\left(R_3 + R_4\right)}{R_3}\right) \times V_{REF}$$
(16)


式 14 can be simplified into 式 17 by replacing with 式 15 and 式 16.



$$\left(\frac{R_5}{R_6}\right) = \left(\left(\frac{V_{OUT2}}{V_{OUT1}}\right) - 1\right)$$
(17)

If 5 V =  $V_{OUT2}$  and 2.5 V =  $V_{OUT1}$  are required, according to  $\pm$  15,  $\pm$  16 and  $\pm$  17, the selected components can be as following:

- $R_5 = R_6 = R_4 = R_2 = 10 \text{ k}\Omega$
- $R_1 = 3.16 \text{ k}\Omega$
- $R_3 = 1.37 \text{ k}\Omega$






図 6-11. Simultaneous Voltage Tracking Waveform

☑ 6-10. Simultaneous Voltage Tracking Schematic

In ratiometric voltage tracking shown in  $\boxtimes$  6-12, the two tracking voltages,  $V_{TRK1}$  and  $V_{TRK2}$ , for two modules, POL1 and POL2, are the same. Their output voltage,  $V_{OUT1}$  and  $V_{OUT2}$ , are different with different voltage divider R2/R1 and R4/R3.  $V_{OUT1}$  and  $V_{OUT2}$  increase proportionally and reach their output voltage set points at about the same time.

English Data Sheet: SLUS970





図 6-12. Ratiometric Voltage Tracking Schematic

Sequential start-up is shown in  $\boxtimes$  6-14. During start-up of the first module, POL1, PGOOD1 is pulled to low. Because PGOOD1 is connected to soft-start SS2 of the second module, POL2, is not able to charge its soft-start capacitor. After output voltage  $V_{OUT1}$  of POL1 reaches its setting point, PGOOD1 is released. POL2 starts charging its soft-start capacitor. Finally, output voltage  $V_{OUT2}$  of POL2 reaches its setting point.

23

Product Folder Links: TPS40170








図 6-15. Sequential Start-Up Waveform

図 6-14. Sequential Start-Up Schematic

注

The TRK pin has high impedance, so it is a noise sensitive terminal. If the tracking function is used, TI recommends a small RC filter at the TRK pin to filter out high-frequency noise.

If the tracking function is not used, the TRK pin must be pulled up directly or through a resistor (with a value between 10 k $\Omega$  and 100 k $\Omega$ ) to VDD.

### 6.3.8 Adaptive Drivers

The drivers for the external high-side and low-side MOSFETs are capable of driving a gate-to-source voltage,  $V_{BP}$ . The LDRV driver for the low-side MOSFET switches between VBP and PGND, while the HDRV driver for the high-side MOSFET is referenced to SW and switches between BOOT and SW. The drivers have non-overlapping timing that is governed by an adaptive delay circuit to minimize body diode conduction in the synchronous rectifier.


### 6.3.9 Start-Up into Pre-Biased Output

The TPS40170 contains a circuit to prevent current from being pulled out of the output during startup in case the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft-start becomes greater than feedback voltage  $[V_{FB}]$ ), the controller slowly activates synchronous rectification by starting the first LDRV pulses with a narrow on-time (see  $\boxtimes$  6-16), where:

- V<sub>IN</sub> = 5 V
- V<sub>OUT</sub> = 3.3 V
- V<sub>PRE</sub> = 1.4 V
- f<sub>SW</sub> = 300 kHz

#### • $L = 0.6 \mu H$

It then increments the on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and ensures that the output voltage  $(V_{OUT})$  starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased startup to normal mode operation with minimal disturbance to the output voltage. The time from the start of switching until the low-side MOSFET is turned on for the full (1-D) interval is between approximately 20 and 40 clock cycles.



☑ 6-16. Start-Up Switching Waveform during Pre-Biased Condition

If the output is pre-biased to a voltage higher than the voltage commanded by the reference, then the PWM switching does not start.

注

When output is pre-biased at  $V_{PRE-BIAS}$ , that voltage also applies to the SW node during start-up. When the pre-bias circuitry commands the first few high-side pulses before the first low-side pulse is initiated, the gate voltage for the high-side MOSFET is as described in  $\pm$  18. Alternatively, If pre-bias level is high, it is possible that SCP can be tripped due to high turn-on resistance of the high-side MOSFET with low gate voltage. After tripped, the device resets and then attempts to re-start. The device can not be able to start up until output is discharged to a lower voltage level by either an active load or through feedback resistors.

In the case of a high pre-bias level, a low gate-threshold voltage rated device is recommended for the high-side MOSFET and increasing the SCP level also helps alleviate the problem.

25

Product Folder Links: TPS40170



$$V_{GATE(hs)} = (V_{BP} - V_{DFWD} - V_{PRE-BIAS})$$
(18)

#### where

- V<sub>GATE(hs)</sub> is the gate voltage for the high-side MOSFET
- V<sub>BP</sub> is the BP regulator output
- V<sub>DFWD</sub> is bootstrap diode forward voltage

## 6.3.10 Power Good (PGOOD)

The TPS40170 provides an indication that the output voltage of the converter is within the specified limits of the regulation as measured at the FB pin. The PGOOD pin is an open-drain signal and pulls low when any condition exists that can indicate that the output of the supply can be out of regulation. These conditions include:

- V<sub>FB</sub> is not within the PGOOD threshold limits.
- Soft-start is active, that is, SS pin voltage is below V<sub>SS.FLT.HIGH</sub> limit.
- · An undervoltage condition exists for the device.
- An overcurrent or short-circuit fault is detected.
- · An overtemperature fault is detected.

 $\boxtimes$  6-17 shows a situation where no fault is detected during the start-up, (the normal PGOOD situation). The figure shows that PGOOD goes high t<sub>PGD</sub> (20  $\mu$ s, typical) after all the conditions (listed above) are met.




図 6-17. PGOOD Signal

When there is no power to the device, PGOOD is not able to pull close to GND if an auxiliary supply is used for the power good indication. In this case, a built-in resistor connected from drain to gate on the PGOOD pulldown device allows the PGOOD pin to operate like as a diode to GND.

#### 6.3.11 PGND and AGND

TPS40170 provides separate signal ground (AGND) and power ground (PGND) pins. PGND is primarily used for gate driver ground return. AGND is an internal logic signal ground return. These two ground signals are internally loosely connected by two anti-parallel diodes. PGND and AGND must be electrically connected externally.

### 6.4 Device Functional Modes

### 6.4.1 Frequency Synchronization

The TPS40170 has three modes.

- Primary mode: In this mode the primary/secondary selector pin, (M/S) is connected to VIN. The SYNC pin emits a stream of pulses at the same frequency as the PWM switching frequency. The pulse stream at the SYNC pin is at 50% duty cycle and the same amplitude as V<sub>VBP</sub>. Also, the falling edge of the voltage on SYNC pin is synchronized with the rising edge of the HDRV.
- Secondary-180° mode: In this mode the M/S pin is connected to GND. The SYNC pin of the TPS40170
  accepts a synchronization clock signal, and the HDRV is synchronized with the rising edge of the incoming
  synchronization clock.
- Secondary-0° mode: In this mode, the M/S pin is left open. The SYNC pin of the TPS40170 accepts a
  synchronization clock signal, and the HDRV is synchronized with the falling edge of the incoming
  synchronization clock.

The two secondary modes can be synchronized to an external clock through the SYNC pin. They are shown in **36-18**. The synchronization frequency must be within ±30% of its programmed free running frequency.




図 6-18. Frequency Synchronization Waveforms In Different Modes

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信



TPS40170 provides a smooth transition for the SYNC clock signal loss at secondary mode. In secondary mode, a synchronization clock signal is provided externally through the SYNC pin to the device. The switching frequency is synchronized to the external SYNC clock signal. If for some reason the external clock signal is missing, the device switching frequency is automatically overridden by a transition frequency which is 0.7 times its programmed free running frequency. This transition time is approximately 20  $\mu$ s. After that, the device switching frequency is changed to its programmed free running frequency.  $\boxtimes$  6-19 shows this process.




図 6-19. Transition for Sync Clock Signal Missing (For Secondary-180 Mode)

注

When the device is operating in the primary mode with duty ratio around 50%, PWM jittering can occur. Always configure the device into the secondary mode by either connecting the M/S pin to GND or leaving it floating if primary mode is not used.

When an external SYNC clock signal is used for synchronization, limit maximum slew rate of the clock signal to 10 V/ $\mu$ s to avoid potential PWM jittering and connect the SYNC pin to the external clock signal via a 5-k $\Omega$  resistor.

## 6.4.2 Operation Near Minimum VIN (V<sub>VIN</sub> ≤ 4.5 V)

The TPS40170 is designed to operate with input voltages above 4.5 V. With voltages below 4.5 V if the EN pin is above its 600-mV turn-on threshold the VDD and VBP internal regulators are active. These regulators operate in drop out and output the highest voltage possible for the given VIN. The EN pin voltage must be below 100 mV to disable the VDD and VBP regulators. Switching is disabled while the VBP output voltage is below the VBP turn-on voltage of 4.4-V maximum. When there is sufficient VIN voltage to regulate the VBP voltage above 4.4 V the final condition for switching to begin is the UVLO pin voltage must be above its 900 mV typical threshold. After all three conditions are met the TPS40170 begins switching and the soft-start sequence is initiated. The device starts at the soft-start time determined by the external capacitance at the SS/TR pin. If a design requires operation near the minimum VIN voltage, due to lower VBP voltage when operating in dropout, lower gate threshold MOSFETs are recommended

Product Folder Links: TPS40170

## 7 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## 7.1 Application Information

The wide input TPS40170 controller can function in a very wide range of applications. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

## 7.1.1 Bootstrap Resistor

A small resistor in series with the bootstrap capacitor reduces the turn-on speed of the high-side MOSFET, thereby reducing the rising edge ringing of the SW node and reduces short through induced by dv/dt. A bootstrap resistor value that is too large delays the turn-on time of the high-side switch and can trigger an apparent SCP fault.

### 7.1.2 SW Node Snubber Capacitor

Observable voltage ringing at the SW node is caused by fast switching edges and parasitic inductance and capacitance. If the ringing results in excessive voltage on the SW node, or erratic operation of the converter, an RC snubber can be used to dampen the ringing and ensure proper operation over the full load range. See design example.

## 7.1.3 Input Resistor

The TPS40170 has a wide input voltage range which allows for the device input to share power source with power stage input. Power stage switching noise can pollute the device power source if the layout is not adequate in minimizing noise. It can trigger short-circuit fault. If so, adding a small resistor between the device input and power stage input is recommended. This resistor composites an RC filter with the device input capacitor and filter out the switching noise from power stage. See R1 in the design example.

#### 7.1.4 LDRV Gate Capacitor

Power device selection is important for proper switching operation. If the low-side MOSFET has low gate capacitance  $C_{GS}$  (if  $C_{GS}$ < $C_{GD}$ ), there is a risk of short-through induced by high dv/dt at switching node (See reference[1]) during high-side turned-on. If this happens, add a small capacitance between LDRV and GND. See design example.

## 7.2 Typical Application

This example describes the design process for a very wide input (10 V to 60 V) to a regulated 5 V output at a load current of 6 A. The schematic shown in  $\boxtimes$  7-1 is configured for the design parameters provided in  $\gtrapprox$  7-1. Alternatively the WEBENCH software can be used to generate a complete design with the TPS40170.

Product Folder Links: TPS40170

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信






図 7-1. Typical Design Application

## 7.2.1 Design Requirements

表 7-1. Design Requirements

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage		10		60	
V <sub>IN(ripple)</sub>	Input ripple	I <sub>OUT</sub> = 6 A			0.5	V
V <sub>OUT</sub>	Output voltage	0 A ≤ I <sub>OUT</sub> ≤ 20 A	4.8	5.0	5.2	
	Line regulation	10 V ≤ V <sub>IN</sub> ≤ 60 V			0.5%	
	Load regulation	0 A ≤ I <sub>OUT</sub> ≤ 6 A		,	0.5%	
V <sub>RIPPLE</sub>	Output ripple	I <sub>OUT</sub> = 6 A			100	
V <sub>OVER</sub>	Output overshoot	ΔI <sub>OUT</sub> = 2.5 A		250		mV
V <sub>UNDER</sub>	Output undershoot	ΔI <sub>OUT</sub> = -2.5 A		250		
I <sub>OUT</sub>	Output current	10 V ≤ V <sub>IN</sub> ≤ 60 V	0		6	Α
t <sub>SS</sub>	Soft-start time	V <sub>IN</sub> = 24 V		4		ms
I <sub>SCP</sub>	Short-circuit current trip point		8			Α
η	Efficiency	V <sub>IN</sub> = 24 V, I <sub>OUT</sub> = 6 A		94%		
f <sub>SW</sub>	Switching frequency			300		kHz
	Size				1.5	in <sup>2</sup>

## 7.2.2 Detailed Design Procedure

$$C_{OUT(min)} = \frac{\left(I_{TRAN(max)}\right)^{2} \times L}{V_{OUT} \times V_{OVER}} = \frac{\left(3\right)^{2} \times 8.2 \,\mu\text{H}}{5 \times 250 \,\text{mV}} = 59 \,\mu\text{F}$$
(19)

With a minimum capacitance, the maximum allowable ESR is determined by the maximum ripple voltage and is approximated  $\pm 20$ .

資料に関するフィードバック (ご意見やお問い合わせ) を送信



$$ESR_{MAX} = \frac{V_{RIPPLE(tot)} - V_{RIPPLE(cap)}}{I_{RIPPLE}} = \frac{V_{RIPPLE(tot)} - \left(\frac{I_{RIPPLE}}{8 \times C_{OUT} \times f_{SW}}\right)}{I_{RIPPLE}} = \frac{100\,\text{mV} - \left(\frac{1.86\,\text{A}}{8 \times 59\,\mu\text{F} \times 300\,\text{kHz}}\right)}{1.86\,\text{A}} = 47\,\text{m}\Omega \tag{20}$$

Two 1210, 22  $\mu$ F, 16 V X7R ceramic capacitors plus two 0805 10  $\mu$ F, 16 V X7R ceramic capacitors are selected to provide more than 59  $\mu$ F of minimum capacitance (including tolerance and DC bias derating) and less than 47 m $\Omega$  of ESR (parallel ESR of approximately 4 m $\Omega$ ).

## 7.2.2.1 Custom Design with WEBENCH® Tools

Click here to create a custom design using the WEBENCH Power Designer.

- 1. Start by entering your V<sub>IN</sub>, V<sub>OUT</sub> and I<sub>OUT</sub> requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
  - · Run electrical simulations to see important waveforms and circuit performance,
  - Run thermal simulations to understand the thermal performance of your board,
  - Export your customized schematic and layout into popular CAD formats,
  - · Print PDF reports for the design, and share your design with colleagues.

#### 7.2.2.2 List of Materials

表 7-2. Design Example List of Materials

REFERENCE DESIGNATOR	QTY	VALUE	DESCRIPTION	SIZE	PART NUMBER	MANUF
C1	4	2.2 µF	Capacitor, Ceramic, 100 V, X7R, 15%	1210	Std	Std
C6	1	120 µF	Capacitor, Aluminum, 63 V, 20%, KZE Series	0.315"	KZE63VB121M10X16LL	Chemi-con
C7	1	0.1 µF	Capacitor, Ceramic, 50 V, X7R, 15%	603	Std	Std
C9	2 ea	22 μF 10 μF	Capacitor, Ceramic, 16 V, X7R, 15%	1210	Std	Std
C13	1	8200 pF	Capacitor, Ceramic, 50 V, X7R, 15%	603	Std	Std
C14	1	220 pF	Capacitor, Ceramic, 50 V, X7R, 15%	603	Std	Std
C15	1	47 nF	Capacitor, Ceramic, 50 V, X7R, 15%	603	Std	Std
C16	1	1 μF	Capacitor, 1 6V, X7R, 15%	603	Std	Std
C17	1	1000 pF	Capacitor, Ceramic, 50 V, X7R, 15%	603	Std	Std
C18	1	1 μF	Capacitor, Ceramic, 100 V, X7R, 15%	1206	Std	Std
C19	1	4.7 µF	Capacitor, Ceramic, 16 V, X5R, 15%	805	Std	Std
C21	1	1500 pF	Capacitor, Ceramic, 50 V, X7R, 15%	603	Std	Std
L1	1	8.2 µH	Inductor, SMT, 10 A, 16 mΩ	0.51"2	IHLP5050FDER8R2M01	Vishay
Q1	1		MOSFET, N-channel, 60 V, 50 A, 11 mΩ		BSC110N06NS3G	Infineon
Q2	1		MOSFET, N-channel, 60 V, 50 A, 7.6 mΩ		BSC076N06NS3G	Infineon
R10	1	2.74 kΩ	Resistor, Chip, 1/16W, 1%	603	Std	R603
R4	1	3.83 kΩ	Resistor, Chip, 1/16W, 1%	603	Std	R603
R5	1	10.0 kΩ	Resistor, Chip, 1/16W, 1%	603	Std	R603
R9	1	12.1 kΩ	Resistor, Chip, 1/16W, 1%	603	Std	R603
R11	1	20.0 kΩ	Resistor, Chip, 1/16W, 1%	603	Std	R603
R6	1	22.1 kΩ	Resistor, Chip, 1/16W, 1%	603	Std	R603
R7	1	31.6 kΩ	Resistor, Chip, 1/16W, 1%	603	Std	R603

Product Folder Links: TPS40170

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



## 表 7-2. Design Example List of Materials (続き)

REFERENCE DESIGNATOR	QTY	VALUE	DESCRIPTION	SIZE	PART NUMBER	MANUF
R2	1	200 kΩ	Resistor, Chip, 1/16W, 1%	603	Std	R603
R13	1	511 kΩ	Resistor, Chip, 1/16W, 1%	603	Std	R603
U1			IC, 4.5 V - 60 V wide input sync. PWM buck controller		TPS40170RGY	Texas Instruments

### 7.2.2.3 Select a Switching Frequency

To maintain acceptable efficiency and meet minimum on-time requirements, a 300 kHz switching frequency is selected.

## 7.2.2.4 Inductor Selection (L1)

Synchronous buck power inductors are typically sized for approximately 20-40% peak-to-peak ripple current ( $I_{RIPPI-F}$ ) Given this target ripple current, the required inductor size can be calculated in  $\pm$  21.

$$L \approx \frac{V_{IN(max)} - V_{OUT}}{0.3 \times I_{OUT}} \times \frac{V_{OUT}}{V_{IN(max)}} \times \frac{1}{f_{SW}} = \frac{60 \, V - 5 \, V}{0.3 \times 6 \, A} \times \frac{5 \, V}{60 \, V} \times \frac{1}{300 \, kHz} = 8.5 \, \mu H \tag{21}$$

Selecting a standard 8.2 μH inductor value, solving for I<sub>RIPPLE</sub> = 1.86 A.

The RMS current through the inductor is approximated by 式 22.

$$I_{L(rms)} = \sqrt{\left(I_{L(avg)}\right)^2 + I_{12}^{\prime} \times \left(I_{RIPPLE}\right)^2} = \sqrt{\left(I_{OUT}\right)^2 + I_{12}^{\prime} \times \left(I_{RIPPLE}\right)^2} = \sqrt{\left(6\right)^2 + I_{12}^{\prime} \times \left(1.86\right)^2} = 6.02 A$$
(22)

## 7.2.2.5 Output Capacitor Selection (C9)

The selection of the output capacitor is typically driven by the output transient response. The  $\pm$  23 and  $\pm$  24 overestimate the voltage deviation to account for delays in the loop bandwidth and can be used to determine the required output capacitance:

$$V_{OVER} < \frac{I_{TRAN}}{C_{OUT}} \times \Delta T = \frac{I_{TRAN}}{C_{OUT}} \times \frac{I_{TRAN} \times L}{V_{OUT}} = \frac{\left(I_{TRAN}\right)^2 \times L}{V_{OUT} \times C_{OUT}}$$
(23)

$$V_{UNDER} < \frac{I_{TRAN}}{C_{OUT}} \times \Delta T = \frac{I_{TRAN}}{C_{OUT}} \times \frac{I_{TRAN} \times L}{\left(V_{IN} - V_{OUT}\right)} = \frac{\left(I_{TRAN}\right)^2 \times L}{\left(V_{IN} - V_{OUT}\right) \times C_{OUT}}$$
(24)

If  $V_{IN(min)}$  > 2 x  $V_{OUT}$ , use overshoot to calculate minimum output capacitance. If  $V_{IN(min)}$  < 2 x  $V_{OUT}$ , use undershoot to calculate minimum output capacitance.

#### 7.2.2.6 Peak Current Rating of Inductor

With output capacitance, it is possible to calculate the charge current during start-up and determine the minimum saturation current rating for the inductor. The start-up charging current is approximated in  $\pm$  25.

$$I_{CHARGE} = \frac{V_{OUT} \times C_{OUT}}{t_{SS}} = \frac{5 V \times \left(2 \times 22 \mu F + 2 \times 10 \mu F\right)}{4 ms} = 0.08 A \tag{25}$$

$$I_{L(peak)} = I_{OUT(max)} + (\frac{1}{2} \times I_{RIPPLE}) + I_{CHARGE} = 6 \text{ A} + \frac{1}{2} \times 1.86 \text{ A} + 0.08 \text{ A} = 7.01 \text{ A}$$
(26)

Product Folder Links: TPS40170

資料に関するフィードバック(ご意見やお問い合わせ)を送信

An IHLP5050FDER8R2M01 8.2  $\mu H$  is selected. This 10-A, 16-m $\Omega$  inductor exceeds the minimum inductor ratings in a 13 mm  $\times$  13 mm package.

### 7.2.2.7 Input Capacitor Selection (C1, C6)

The input voltage ripple is divided between capacitance and ESR. For this design  $V_{RIPPLE(cap)} = 400$  mV and  $V_{RIPPLE(ESR)} = 100$  mV. The minimum capacitance and maximum ESR are estimated by:

$$C_{IN(min)} = \frac{I_{LOAD} \times V_{OUT}}{V_{RIPPLE(cap)} \times V_{IN} \times f_{SW}} = \frac{6 \, A \times 5 \, V}{400 \, mV \times 10 \, V \times 300 \, kHz} = 25 \, \mu F \tag{27} \label{eq:27}$$

$$ESR_{MAX} = \frac{V_{RIPPLE(esr)}}{I_{LOAD} + \frac{1}{2} \times I_{RIPPLE}} = \frac{100 \,\text{mV}}{6.93 \text{A}} = 14.4 \,\text{m}\Omega \tag{28}$$

The RMS current in the input capacitors is estimated in 式 29.

$$I_{RMS(cin)} = I_{LOAD} \times \sqrt{D \times (1-D)} = 6 A \times \sqrt{0.5 \times (1-0.5)} = 3.0 A$$
 (29)

To achieve these values, four 1210, 2.2  $\mu$ F, 100 V, X7R ceramic capacitors plus a 120  $\mu$ F electrolytic capacitor are combined at the input. This provides a smaller size and overall cost than 10 ceramic input capacitors or an electrolytic capacitor with the ESR required.

表 7-3. Inductor Summary

	VALUE	UNIT	
L	Inductance	8.2	μΗ
I <sub>L(rms)</sub>	RMS current (thermal rating)	6.02	Α
I <sub>L(peak)</sub>	Peak current (saturation rating)	7.01	Α

#### 7.2.2.8 MOSFET Switch Selection (Q1, Q2)

Using the J/K method for MOSFET optimization, apply 式 30 through 式 33.

High-side gate (Q1):

$$J = (10)^{-9} \times \left(\frac{V_{IN} \times I_{OUT}}{I_{DRIVE}} + \frac{Q_G}{Q_{SW}} \times V_{DRIVE}\right) \times f_{SW} \quad (W/nC)$$
(30)

$$K = (10)^{-3} \left( (I_{OUT})^2 + \frac{1}{12} \times (I_{P-P})^2 \right) \times \left( \frac{V_{OUT}}{V_{IN}} \right) \left( \frac{W_{m\Omega}}{V_{m\Omega}} \right)$$
(31)

Low-side gate (Q2):

$$K = (10)^{-3} \left( (I_{OUT})^2 + \frac{1}{12} \times (I_{P-P})^2 \right) \times \left( 1 - \frac{V_{OUT}}{V_{IN}} \right) \left( \frac{W_{M\Omega}}{V_{M\Omega}} \right)$$
(32)

$$J = 10^{-9} \left( \frac{V_{FD} \times I_{OUT}}{I_{DRIVE}} + \frac{Q_{G}}{Q_{SW}} \times V_{DRIVE} \right) \times f_{SW} \left( \frac{W}{nC} \right)$$
(33)

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Optimizing for 300 kHz, 24 V input, 5 V output at 6 A, calculate ratios of 5.9 m $\Omega$ /nC and 0.5 m $\Omega$ /nC for the high-side and low-side FETS respectively. BSC110N06NS2 (Ratio 1.2) and BSC076N06NS3 (Ratio 0.69) MOSFETS are selected.

### 7.2.2.9 Timing Resistor (R7)

The switching frequency is programmed by the current through  $R_{RT}$  to GND. The  $R_{RT}$  value is calculated using  $\stackrel{1}{\cancel{\sim}}$  34.

$$R_{RT} = \frac{(10)^4}{f_{SW}} - 2k\Omega = \frac{(10)^4}{300 \, \text{kHz}} - 2 = 31.3 \, \text{k}\Omega \approx 31.6 \, \text{k}\Omega$$
(34)

### 7.2.2.10 UVLO Programming Resistors (R2, R6)

The UVLO hysteresis level is programmed by R2 using 式 35.

$$R_{UVLO(hys)} = \frac{V_{UVLO(on)} - V_{UVLO(off)}}{I_{UVLO}} = \frac{9V - 8V}{5.0 \,\mu\text{A}} = 200 \,\text{k}\Omega \tag{35}$$

$$R_{UVLO(set)} > R_{UVLO(hys)} \frac{V_{UVLO(max)}}{\left(V_{UVLO\_ON(min)} - V_{UVLO(max)}\right)} = 200 \, k\Omega \frac{0.919 \, V}{\left(9.0 \, V - 0.919 \, V\right)} = 22.7 k\Omega \approx 22.1 k\Omega \tag{36}$$

## 7.2.2.11 Boot-Strap Capacitor (C7)

A bootstrap capacitor with a value between  $0.1~\mu F$  and  $0.22~\mu F$  must be placed between the BOOT pin and the SW pin. It must be 10 times higher than MOSFET gate capacitance. To ensure proper charging of the high-side FET gate, limit the ripple voltage on the boost capacitor to less than 250 mV.

$$C_{BOOST} = \frac{Q_{G1}}{V_{BOOT(ripple)}} = \frac{25 \text{ nC}}{250 \text{ mV}} = 100 \text{ nF}$$
(37)

## 7.2.2.12 VIN Bypass Capacitor (C18)

Place a capacitor with a value of 1.0  $\mu$ F. Select a capacitor with a value from 0.1  $\mu$ F to 1.0  $\mu$ F, X5R or better ceramic bypass capacitor for VIN as specified in *Recommended Operating Conditions*. For this design a 1.0- $\mu$ F, 100-V, X7R capacitor has been selected.

#### 7.2.2.13 VBP Bypass Capacitor (C19)

Select a capacitor with a value from 1.0  $\mu$ F to 10  $\mu$ F, X5R or better ceramic bypass capacitor for VBP as specified in *Recommended Operating Conditions*. It must be at least 10 times higher than the bootstrap capacitance. For this design a 4.7- $\mu$ F, 16-V capacitor has been selected.

## 7.2.2.14 VDD Bypass Capacitor (C16)

Select a capacitor with a value between 0.1  $\mu$ F and 1  $\mu$ F, X5R or better ceramic bypass capacitor for VDD as specified in *Recommended Operating Conditions*. For this design a 1- $\mu$ F, 16-V capacitor has been selected.

#### 7.2.2.15 SS Timing Capacitor (C15)

The soft-start capacitor provides smooth ramp of the error amplifier reference voltage for controlled start-up. The soft-start capacitor is selected by using  $\pm 38$ .

$$C_{SS} = \frac{t_{SS}}{0.09} = \frac{4ms}{0.09} = 44nF \approx 47nF$$
(38)

せ) を送信 Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *TPS40170* 

### 7.2.2.16 ILIM Resistor (R9, C17)

The TPS40170 use the negative drop across the low-side FET at the end of the "OFF" time to measure the inductor current. Allowing for 30% over the minimum current limit for transient recovery and 20% rise in  $R_{DS(on)Q2}$  for self-heating of the MOSFET, the voltage drop across the low-side FET at current limit is given by  $\stackrel{\sim}{\to}$  39.

$$V_{OC} = ((1.3 \times I_{OCP(min)}) + (\frac{1}{2} \times I_{RIPPLE})) \times 1.25 \times R_{DS(on)G2} = (1.3 \times 8 \text{ A} + \frac{1}{2} \times 1.86 \text{ A}) \times 1.25 \times 7.6 \text{ m}\Omega = 107.6 \text{ mV}$$
(39)

The internal current limit temperature coefficient helps compensate for the MOSFET  $R_{DS(on)}$  temperature coefficient, so the current limit programming resistor is selected by  $\pm 40$ .

$$R_{\text{ILIM}} = \frac{V_{\text{OC}}}{I_{\text{OCSET(min)}}} = \frac{107.6 \,\text{mV}}{9.0 \,\mu\text{A}} = 12.0 \,\text{k}\Omega \approx 12.1 \,\text{k}\Omega \tag{40}$$

A 1000 pF capacitor is placed in parallel to improve noise immunity of the current limit set-point.

## 7.2.2.17 SCP Multiplier Selection (R5)

The TPS40170 controller uses a multiplier ( $A_{OC}$ ) to translate the low-side over-current protection into a high-side  $R_{DS(on)}$  pulse-by-pulse short-circuit protection. Ensure that  $\not \equiv 41$  is true.

$$A_{OC} > \frac{I_{OCP(min)} + \left(\frac{1}{2} \times I_{RIPPLE}\right)}{I_{OCP(min)} + \left(\frac{1}{2} \times I_{RIPPLE}\right)} \times \frac{R_{DS(on)Q1}}{R_{DS(on)Q2}} = \frac{8A + \frac{1}{2} \times 1.86A}{8A + \frac{1}{2} \times 1.86A} \times \frac{11 \, m\Omega}{7.6 \, m\Omega} = 1.45 \tag{41}$$

 $A_{OC}$  = 3 is selected as the next greater  $A_{OC}$ . The value of R5 is set to 10 k $\Omega$ .

## 7.2.2.18 Feedback Divider (R10, R11)

The TPS40170 controller uses a full operational amplifier with an internally fixed 0.6 V reference. The value of R11 is selected between 10 kΩ and 50 kΩ for a balance of feedback current and noise immunity. With the value of R11 set to 20 kΩ, the output voltage is programmed with a resistor divider given by  $\stackrel{\sim}{\times}$  42.

$$R10 = \frac{V_{FB} \times R11}{\left(V_{OUT} - V_{FB}\right)} = \frac{0.600 \,\text{V} \times 20.0 \,\text{k}\Omega}{\left(5.0 \,\text{V} - 0.600 \,\text{V}\right)} = 2.73 \,\text{k}\Omega \approx 2.74 \,\text{k}\Omega \tag{42}$$

## 7.2.2.19 Compensation: (R4, R13, C13, C14, C21)

Using the TPS40k Loop Stability Tool for a 60 kHz bandwidth and a 50° phase margin with an R11 value of  $20.0 \text{ k}\Omega$ , the following values are obtained. The tool is available from the TI website, SLUC263.

Product Folder Links: TPS40170


- C21 = C1 = 1500 pF
- C13 = C2 = 8200 pF
- C14 = C3 = 220 pF
- R13 = R2 = 511  $\Omega$
- R4 = R3 =  $3.83 \text{ k}\Omega$

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



### 7.2.3 Application Curves



## 7.3 Power Supply Recommendations

The TPS40170 is designed for operation from an input voltage supply range between 4.5 V and 60 V. Good regulation of this input supply is essential. If the input supply is more distant than a few inches from the TPS40170 and the buck power stage, the circuit can require additional bulk capacitance in addition to ceramic bypass capacitors. An electrolytic capacitor with a value of 120 µF is a typical choice.

## 7.4 Layout

#### 7.4.1 Layout Guidelines

Top Copper, Viewed From Top illustrates an example layout. For the controller, it is important to carefully connect noise sensitive signals such as RT, SS, FB, and comp as close to the IC as possible and connect to AGND as shown. The PowerPad must be connected to any internal PCB ground planes using multiple vias directly under the IC. The AGND and PGND must be connected at a single point.

When using high-performance FETs such as NexFET™ from Texas Instruments, careful attention to the layout is required. Minimize the distance between positive node of the input ceramic capacitor and the drain pin of the control (high-side) FET. Minimize the distance between the negative node of the input ceramic capacitor and the

source pin of the synchronization (low-side) FET. Because of the large gate drive, smaller gate charge, and faster turn-on times of the high-performance FETs, it is recommended to use a minimum of 4, 10  $\mu$ F ceramic input capacitors such as TDK #C3216X5R1A106M. Ensure the layout allows a continuous flow of the power planes.

The layout of the HPA578 EVM is shown in Top Copper, Viewed From Top through Internal Layer 2, Viewed from Top for reference.

## 7.4.2 Layout Example




図 7-5. Top Copper, Viewed From Top

37

Product Folder Links: TPS40170






図 7-6. Bottom Copper, Viewed From Bottom

Copyright © 2023 Texas Instruments Incorporated




図 7-7. Internal Layer 1, Viewed from Top

39

Product Folder Links: TPS40170






図 7-8. Internal Layer 2, Viewed from Top

English Data Sheet: SLUS970

# 8 Device and Documentation Support

# 8.1 Device Support

### 8.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメン ツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サ ード・パーティ製品またはサービスの是認の表明を意味するものではありません。

### 8.1.2 Development Support

### 8.1.2.1 Custom Design with WEBENCH® Tools

Click here to create a custom design using the WEBENCH Power Designer.

- 1. Start by entering your V<sub>IN</sub>, V<sub>OUT</sub> and I<sub>OUT</sub> requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
  - Run electrical simulations to see important waveforms and circuit performance,
  - Run thermal simulations to understand the thermal performance of your board,
  - Export your customized schematic and layout into popular CAD formats,
  - Print PDF reports for the design, and share your design with colleagues.

#### 8.1.3 Related Devices

The following device has characteristics similar to the TPS40170 and can be of interest.

DEVICE	DESCRIPTION
TPS40057	Wide Input Synchronous Buck Controller

### 8.2 Documentation Support

### 8.2.1 Related Documentation

For related documentation, see the following:

· Texas Instruments, Understanding output voltage limitations of DC/DC buck converters analog design journal

## 8.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をク リックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細に ついては、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

# 8.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパ ートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要 な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕 様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツ ルメンツの使用条件を参照してください。

Product Folder Links: TPS40170

## 8.5 Trademarks

NexFET<sup>™</sup> and テキサス・インスツルメンツ E2E<sup>™</sup> are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

41



## 8.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

# 8.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

# 9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Cha	nges from Revision B (December 2014) to Revision C (November 2023)	Page
• 「	特長」セクションに新しい類似製品の導入を追加	1
	*キュメント全体にわたって表、図、相互参照の採番方法を更新	
• []	日式の用語のすべてのインスタンスをプライマリおよびセカンダリに変更	1
	概要」セクションに新しい類似製品の導入を追加	
• 4	は体サイズからパッケージ・サイズに変更し、「パッケージ情報」表に表の注を追加	1
Cha	nges from Revision A (November 2013) to Revision B (December 2014)	Page
	dded Handling Ratings table, Feature Description section, Device Functional Modes, Application ar applementation section, Power Supply Recommendations section, Layout section, Device and	nd
D	Oocumentation Support section, and Mechanical, Packaging, and Orderable Information section	3
Cha	nges from Revision * (March 2011) to Revision A (November 2013)	Page
	Peleted Ordering Information table. Replaced with Package Option Addenda inserted after the last post of the	-
	dded clarity to	
	dded significant clarity to and corrected typographic errors in DESIGN EXAMPLE	

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS40170

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 17-Jun-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS40170RGYR	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	40170
TPS40170RGYR.A	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	40170
TPS40170RGYR.B	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	40170
TPS40170RGYT	Active	Production	VQFN (RGY)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	40170
TPS40170RGYT.A	Active	Production	VQFN (RGY)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	40170
TPS40170RGYT.B	Active	Production	VQFN (RGY)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	40170
TPS40170RGYTG4	Active	Production	VQFN (RGY)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	40170
TPS40170RGYTG4.A	Active	Production	VQFN (RGY)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	40170
TPS40170RGYTG4.B	Active	Production	VQFN (RGY)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	40170

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS40170:

Automotive: TPS40170-Q1

● Enhanced Product: TPS40170-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS40170RGYR	VQFN	RGY	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
TPS40170RGYT	VQFN	RGY	20	250	180.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
TPS40170RGYTG4	VQFN	RGY	20	250	180.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 23-Jul-2025




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS40170RGYR	VQFN	RGY	20	3000	353.0	353.0	32.0
TPS40170RGYT	VQFN	RGY	20	250	213.0	191.0	35.0
TPS40170RGYTG4	VQFN	RGY	20	250	213.0	191.0	35.0

3.5 x 4.5, 0.5 mm pitch


PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated