SLVS224B - NOVEMBER 1999 - REVISED AUGUST 2002

- Floating Bootstrap or Ground-Reference High-Side Driver
- Adaptive Dead-Time Control
- 50-ns Max Rise/Fall Times With 3.3-nF Load
- 2.4-A Typical Output Current
- 4.5-V to 15-V Supply Voltage Range
- TTL-Compatible Inputs
- Internal Schottky Bootstrap Diode
- Low Supply Current....3 mA Typical
- Ideal for High-Current Single or Multiphase Power Supplies
- 40°C to 125°C Operating Virtual Junction-Temperature Range

## description

The TPS2836 and TPS2837 are MOSFET drivers for synchronous-buck power stages. These devices are ideal for designing a high-performance power supply using switching controllers that do not have MOSFET drivers. The drivers are designed to deliver minimum 2-A peak currents into large capacitive loads. The high-side driver can be configured as ground-reference or as floating-bootstrap. An adaptive dead-time control circuit eliminates shoot-through currents through the main power FETs during switching transitions and provides high efficiency for the buck regulator.

The TPS2836 has a noninverting input, while the TPS2837 has an inverting input. These drivers, available in 8-terminal SOIC packages, operate over a junction temperature range of  $-40^{\circ}$ C to 125°C.

	PACKAGED DEVICES
Тj	SOIC (D)
– 40°C to 125°C	TPS2836D TPS2837D

#### **AVAILABLE OPTIONS**

The D package is available taped and reeled. Add R suffix to device type (e.g., TPS2836DR)

### **Related Synchronous MOS FET Drivers**

DEVICE NAME	ADDITIONAL FEATURES	INPUTS		
TPS2830		0100	Noninverted	
TPS2831	ENABLE, SYNC and CROWBAR	CIMOS	Inverted	
TPS2832		01100	Noninverted	
TPS2833	W/O ENABLE, SYNC and CROWBAR	CMOS	Inverted	
TPS2834		TT1	Noninverted	
TPS2835	ENABLE, STINC and CROWBAR		Inverted	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated



# TPS2836, TPS2837 SYNCHRONOUS-BUCK MOSFET DRIVER WITH DEAD-TIME CONTROL SLVS224B – NOVEMBER 1999 – REVISED AUGUST 2002

# functional block diagram



## **Terminal Functions**

TERMIN	NAL	10	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
BOOT	8	I	Bootstrap terminal. A ceramic capacitor is connected between BOOT and BOOTLO to develop the floating bootstrap voltage for the high-side MOSFET. The capacitor value is typically between 0.1 $\mu$ F and 1 $\mu$ F.
BOOTLO	6	0	This terminal connects to the junction of the high-side and low-side MOSFETs.
DT	3	I	Dead-time control terminal. Connect DT to the junction of the high-side and low-side MOSFETs
HIGHDR	7	0	Output drive for the high-side power MOSFET
IN	1	I	Input signal to the MOSFET drivers (noninverting input for the TPS2836; inverting input for the TPS2837).
LOWDR	5	0	Output drive for the low-side power MOSFET
PGND	2		Power ground. Connect to the FET power ground.
VCC	4	I	Input supply. Recommended that a 1 $\mu\text{F}$ capacitor be connected from VCC to PGND.



## detailed description

## low-side driver

The low-side driver is designed to drive low r<sub>DS(on)</sub> N-channel MOSFETs. The current rating of the driver is 2 A, source and sink.

## high-side driver

The high-side driver is designed to drive low  $r_{DS(on)}$  N-channel MOSFETs. The current rating of the driver is 2 A, source and sink. The high-side driver can be configured as a ground-reference driver or a floating bootstrap driver. The internal bootstrap diode is a Schottky for improved drive efficiency. The maximum voltage that can be applied between the BOOT terminal and ground is 30 V.

### dead-time (DT) control

Dead-time control prevents shoot-through current from flowing through the main power FETs during switching transitions by controlling the turnon times of the MOSFET drivers. The high-side driver is not allowed to turn on until the gate drive voltage to the low-side FET is low, and the low-side driver is not allowed to turn on until the voltage at the junction of the power FETs (Vdrain) is low; the TTL-compatible DT terminal connects to the junction of the power FETs.

### IN

The IN terminal is a TTL-compatible digital terminal that is the input control signal for the drivers. The TPS2836 has a noninverting input; the TPS2837 has an inverting input.

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)	$\ldots$ –0.3 V to 16 V
Input voltage range: BOOT to PGND (high-side driver ON)	$\ldots$ –0.3 V to 30 V
BOOTLO to PGND	$\ldots$ –0.3 V to 16 V
BOOT to BOOTLO	$\ldots$ –0.3 V to 16 V
IN	$\ldots$ –0.3 V to 16 V
DT	$\ldots$ –0.3 V to 30 V
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 125°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: Unless otherwise specified, all voltages are with respect to PGND.

# DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C	
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING	
D	600 mW	6.0 mW/°C	330 mW	240 mW	

## recommended operating conditions

		MIN	NOM MAX	UNIT
Supply voltage, V <sub>CC</sub> Input voltage BOOT to PGND			15	V
Input voltage	BOOT to PGND	4.5	28	V



SLVS224B - NOVEMBER 1999 - REVISED AUGUST 2002

## electrical characteristics over recommended operating virtual junction temperature range, $V_{CC} = 6.5 \text{ V}, C_{L} = 3.3 \text{ nF}$ (unless otherwise noted)

## supply current

	PARAMETER	TEST CC	MIN	TYP	MAX	UNIT	
	Supply voltage range			4.5		15	V
	Quiescent current	V <sub>CC</sub> =15 V,	V <sub>(ENABLE)</sub> = LOW			100	
Vcc	Quiescent current	V <sub>CC</sub> =15 V,	V <sub>(ENABLE)</sub> = HIGH		300	400	μΑ
	Quiescent current	V <sub>CC</sub> =12 V, f <sub>SWX</sub> = 200 kHz, C <sub>HIGHDR</sub> = 50 pF,	BOOTLO grounded, C <sub>LOWDR</sub> = 50 pF, See Note 2		3		mA

NOTE 2: Ensured by design, not production tested.

#### output drivers

	PARAMETER	R	TEST CC	TEST CONDITIONS			MAX	UNIT	
		Duty cycle < 2%.	$V_{BOOT} - V_{BOOTLO} = $	4.5 V, VHIGHDR = 4 V	0.7	1.1			
	High-side sink	t <sub>pw</sub> < 100 μs	V <sub>BOOT</sub> – V <sub>BOOTLO</sub> =	VBOOT – VBOOTLO = 6.5 V, VHIGHDR = 5 V				А	
	(000 11010 4)	(see Note 3)	V <sub>BOOT</sub> – V <sub>BOOTLO</sub> =	12 V, VHIGHDR = 10.5 V	2	2.4			
	High-side	Duty cycle < 2%.	$V_{BOOT} - V_{BOOTLO} = $	4.5 V, V <sub>HIGHDR</sub> = 0.5V	1.2	1.4			
	source	t <sub>pw</sub> < 100 μs	V <sub>BOOT</sub> - V <sub>BOOTLO</sub> =	6.5 V, V <sub>HIGHDR</sub> = 1.5 V	1.3	1.6		А	
Peak output-	(see Note 4)	(see Note 3)	V <sub>BOOT</sub> – V <sub>BOOTLO</sub> =	12 V, V <sub>HIGHDR</sub> = 1.5 V	2.3	2.7			
current		Duty cycle < 2%.	V <sub>CC</sub> = 4.5 V,	V <sub>LOWDR</sub> = 4 V	1.3	1.8			
	Low-side sink	t <sub>pw</sub> < 100 μs	V <sub>CC</sub> = 6.5 V,	V <sub>LOWDR</sub> = 5 V	2	2.5		А	
		(see Note 3)	V <sub>CC</sub> = 12 V,	V <sub>LOWDR</sub> = 10.5 V	3	3.5			
	Low-side	Duty cycle < 2%, t <sub>pw</sub> < 100 μs (see Note 3)	V <sub>CC</sub> = 4.5 V,	$V_{LOWDR} = 0.5V$	1.4	1.7			
	source (see Note 4)		V <sub>CC</sub> = 6.5 V,	V <sub>LOWDR</sub> = 1.5 V	2	2.4		А	
			V <sub>CC</sub> = 12 V,	V <sub>LOWDR</sub> = 1.5 V	2.5	3			
	High-side sink (see Note 4)		$V_{BOOT} - V_{BOOTLO} = $	4.5 V, V <sub>HIGHDR</sub> = 0.5 V			5		
			V <sub>BOOT</sub> – V <sub>BOOTLO</sub> =			5	Ω		
			V <sub>BOOT</sub> – V <sub>BOOTLO</sub> =			5			
			VBOOT - VBOOTLO =			75			
	High-side source	(see Note 4)	V <sub>BOOT</sub> – V <sub>BOOTLO</sub> =	6.5 V, V <sub>HIGHDR</sub> = 6 V			75	Ω	
Output			V <sub>BOOT</sub> – V <sub>BOOTLO</sub> =	12 V, VHIGHDR =11.5 V			75		
resistance			V <sub>DRV</sub> = 4.5 V,	$V_{LOWDR} = 0.5 V$			9		
	Low-side sink (se	e Note 4)	V <sub>DRV</sub> = 6.5 V	$V_{LOWDR} = 0.5 V$			7.5	Ω	
			V <sub>DRV</sub> = 12 V,	$V_{LOWDR} = 0.5 V$			6		
			V <sub>DRV</sub> = 4.5 V,	$V_{LOWDR} = 4 V$			75		
	Low-side source	(see Note 4)	V <sub>DRV</sub> = 6.5 V,	V <sub>LOWDR</sub> = 6 V			75	Ω	
			$V_{DRV} = 12 V,$	V <sub>LOWDR</sub> = 11.5 V			75		

NOTES: 3. Ensured by design, not production tested.

4. The pullup/pulldown circuits of the drivers are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the rDS(on) of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.



# electrical characteristics over recommended operating virtual junction temperature range, $V_{CC} = 6.5 \text{ V}$ , $C_L = 3.3 \text{ nF}$ (unless otherwise noted) (continued)

## dead-time

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage			0.7V <sub>CC</sub>			V
VIL	Low-level input voltage	LOWDR	Over the VCC range (see Note 3)			1	V
VIH	High-level input voltage	DT		2			V
VIL	Low-level input voltage	וט	Over the VCC range			1	V

NOTE 3: Ensured by design, not production tested.

### digital control terminals (IN)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{\text{IH}}$	High-level input voltage	$O_{1}$ (or the $V_{2}$ - range	2			V
VIL	Low-level input voltage	Over the vCC range			1	V

# switching characteristics over recommended operating virtual junction temperature range, $C_L$ = 3.3 nF (unless otherwise noted)

	PARAMETER	TEST CC	MIN	TYP	MAX	UNIT				
		V <sub>BOOT</sub> = 4.5 V,	VBOOTLO = 0 V			60				
	HIGHDR output (see Note 3)	V <sub>BOOT</sub> = 6.5 V,	V <sub>BOOTLO</sub> = 0 V			50	ns			
		V <sub>BOOT</sub> = 12 V,	VBOOTLO = 0 V			50				
Rise time		$V_{CC} = 4.5 V$				40				
	LOWDR output (see Note 3)	$V_{CC} = 6.5 V$				30	ns			
		V <sub>CC</sub> = 12 V				30				
		V <sub>BOOT</sub> = 4.5 V,	VBOOTLO = 0 V			50				
	HIGHDR output (see Note 3)	V <sub>BOOT</sub> = 6.5 V,	V <sub>BOOTLO</sub> = 0 V			40	ns			
Eall time		V <sub>BOOT</sub> = 12 V,	V <sub>BOOTLO</sub> = 0 V			40				
Failtime		$V_{CC} = 4.5 V$				40				
	LOWDR output (see Note 3)	$V_{CC} = 6.5 V$			30	ns				
		V <sub>CC</sub> = 12 V			30					
		V <sub>BOOT</sub> = 4.5 V,	V <sub>BOOTLO</sub> = 0 V			95				
	HIGHDR going low (excluding dead-	V <sub>BOOT</sub> = 6.5 V,	VBOOTLO = 0 V			80	ns			
Drene netice delay time		V <sub>BOOT</sub> = 12 V,	VBOOTLO = 0 V			65				
Propagation delay time		V <sub>BOOT</sub> = 4.5 V,	V <sub>BOOTLO</sub> = 0 V			80				
	LOWDR going high (excluding dead-time) (see Note 3)	V <sub>BOOT</sub> = 6.5 V,	V <sub>BOOTLO</sub> = 0 V			70	ns			
		V <sub>BOOT</sub> = 12 V,	VBOOTLO = 0 V			60				
		$V_{CC} = 4.5 V$				80				
Propagation delay time	time) (see Note 3)	$V_{CC} = 6.5 V$				70	ns			
		V <sub>CC</sub> = 12 V				60				
		$V_{CC} = 4.5 V$		40		170				
Driver nonoverlap time	HIGHDR (see Note 3)	$V_{CC} = 6.5 V$		25		135	5 ns			
		$V_{CC} = 12 V$		15		85				

NOTE 3: Ensured by design, not production tested.



SLVS224B - NOVEMBER 1999 - REVISED AUGUST 2002





SLVS224B - NOVEMBER 1999 - REVISED AUGUST 2002





## **TPS2836, TPS2837** SYNCHRONOUS-BUCK MOSFET DRIVER WITH DEAD-TIME CONTROL SLVS224B - NOVEMBER 1999 - REVISED AUGUST 2002









SLVS224B - NOVEMBER 1999 - REVISED AUGUST 2002

## **APPLICATION INFORMATION**

Figure 17 shows the circuit schematic of a 100-kHz synchronous-buck converter implemented with a TL5001A pulse-width-modulation (PWM) controller and a TPS2837 driver. The converter operates over an input range from 4.5 V to 12 V and has a 3.3-V output. The circuit can supply 3 A continuous load and the transient load is 5 A. The converter achieves an efficiency of 94% for  $V_{IN} = 5$  V,  $I_{load} = 1$  A, and 93% for  $V_{IN} = 5$  V,  $I_{load} = 3$  A.



Figure 17. 3.3 V 3 A Synchronous-Buck Converter Circuit



## **APPLICATION INFORMATION**

Great care should be taken when laying out the PC board. The power-processing section is the most critical and will generate large amounts of EMI if not properly configured. The junction of Q1, Q2, and L1 should be very tight. The connection from Q1 drain to the positive sides of C5, C10, and C11 and the connection from Q2 source to the negative sides of C5, C10, and C11 should be as short as possible. The negative terminals of C7 and C12 should also be connected to Q2 source.

Next, the traces from the MOSFET driver to the power switches should be considered. The BOOTLO signal from the junction of Q1 and Q2 carries the large gate drive current pulses and should be as heavy as the gate drive traces. The bypass capacitor (C14) should be tied directly across  $V_{CC}$  and PGND.

The next most sensitive node is the FB node on the controller (terminal 4 on the TL5001A). This node is very sensitive to noise pickup and should be isolated from the high-current power stage and be as short as possible. The ground around the controller and low-level circuitry should be tied to the power ground as the output. If these three areas are properly laid out, the rest of the circuit should not have other EMI problems and the power supply will be relatively free of noise.



SLVS224B - NOVEMBER 1999 - REVISED AUGUST 2002

**MECHANICAL DATA** 

## D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

## **14 PIN SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012





## **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS2836D	Obsolete	Production	SOIC (D)   8	-	-	Call TI	Call TI	-40 to 125	2836
TPS2836DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2836
TPS2836DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2836
TPS2837D	Obsolete	Production	SOIC (D)   8	-	-	Call TI	Call TI	-40 to 125	2837
TPS2837DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2837
TPS2837DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2837

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

23-May-2025



Texas

www.ti.com

# TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2836DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2837DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

25-Sep-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2836DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2837DR	SOIC	D	8	2500	353.0	353.0	32.0

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated