TPS25840-Q1, TPS25842-Q1

JAJSHY1E - SEPTEMBER 2019 - REVISED MARCH 2022

TPS2584x-Q1 車載用 USB Type-A BC1.2、5V/3.5A 出力、36V 入力の同期整流降圧 型レギュレータ、ケーブル補償機能付き

1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
 - 温度グレード 1:-40°C~+125°C、T_Δ
 - HBM ESD 分類レベル H2
 - CDM ESD 分類レベル C5
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可
- 同期整流降圧 DC/DC レギュレータ
 - 入力電圧範囲:4.5V~36V
 - 出力電流:3.5A
 - 出力電圧 5.1V、精度 ±1%
 - 電流モード制御
 - − 可変周波数:300kHz~2.2MHz
 - 外部クロックへの周波数同期
 - スペクトラム拡散ディザリングを備えた FPWM
 - 設計を容易にする内部補償
- USB-IF 規格に準拠
 - USB BC1.2 準拠の CDP/SDP モード
- USB 電力および通信に最適化
 - USB 電流制限をユーザーがプログラム可能
 - 最大 1.5V のケーブル・ドループ補償
 - DP および DM の広帯域幅データ・スイッチ
 - システム更新用のクライアント・モード
- 内蔵の保護機能
 - V_{BUS} の V_{BAT} への短絡保護
 - DP_IN および DM_IN の VBAT への短絡 (TPS25840-Q1 のみ)
 - DP_IN および DM_IN の V_{BUS} への短絡
 - IEC 61000-4-2 定格の DP_IN、DM_IN

- ±8kV 接触放電および ±15kV 気中放電
- フォルト・フラグ・レポート
- ウェッタブル・フランク付きの 32 ピン QFN パッケージ

2 アプリケーション

- 車載インフォテインメント
- USB メディア・ハブ
- USB 充電ポート

3 概要

TPS2584x-Q1 は、同期整流 DC/DC コンバータを使用し た USB Type-A BC1.2 充電ソリューションです。ケーブ ル・ドループ補償により、負荷電流にかかわらず VBUS 電 圧を一定に保てるため、接続した携帯型機器を重負荷の 下でも最適電流および電圧で確実に充電できます。


TPS2584x-Q1 は、DP および DM パススルー用の高帯 域幅アナログ・スイッチを内蔵しています。

TPS25840-Q1 は、V_{BUS}、DM_IN、DP_IN ピンのバッテ リへの短絡に対する保護機能も内蔵しています。これらの ピンは最高 18V の電圧に耐えられます。TPS25842-Q1 はデータ・ライン (Dx) から VBAT への保護機能をサポート していません。

製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
TPS25840-Q1	VQFN (32)	5.00mm × 5.00mm
TPS25842-Q1	VQFN (32)	5.00mm × 5.00mm

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



100 95 Efficiency (%) 85 80 75 70 VIN = 6V VIN = 13.5V VIN = 18V 65 60 OUT Current (A)

降圧効率と出力電流の関係、fsw = 400kHz



Table of Contents

1 特長	1	10.3 Feature Description	20
2 アプリケーション		10.4 Device Functional Modes	36
- / / / / · · · · · · · · · · · · · · ·		11 Application and Implementation	38
4 Revision History		11.1 Application Information	38
5 概要 (続き)		11.2 Typical Application	
6 Device Comparison Table		12 Power Supply Recommendations	
7 Pin Configuration and Functions		13 Layout	48
8 Specifications		13.1 Layout Guidelines	48
8.1 Absolute Maximum Ratings		13.2 Ground Plane and Thermal Considerations	49
8.2 ESD Ratings		13.3 Layout Example	<mark>50</mark>
8.3 Recommended Operating Conditions		14 Device and Documentation Support	51
8.4 Thermal Information		14.1 Documentation Support	51
8.5 Electrical Characteristics		14.2 Related Links	51
8.6 Timing Requirements		14.3 Receiving Notification of Documentation Upo	lates <mark>5</mark> 1
8.7 Switching Characteristics		14.4 サポート・リソース	<mark>5</mark> 1
8.8 Typical Characteristics		14.5 Trademarks	<mark>5</mark> 1
9 Parameter Measurement Information		14.6 Electrostatic Discharge Caution	<mark>5</mark> 1
10 Detailed Description		14.7 Glossary	51
10.1 Overview		15 Mechanical, Packaging, and Orderable	
10.2 Functional Block Diagram		Information	<mark>5</mark> 1

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision D (February 2022) to Revision E (March 2022)	Page
Added the thermal information for RHB0032AA package	8
Changes from Revision C (December 2021) to Revision D (February 2022)	Page
Added RHB0032AA package to the data sheet	4
Changes from Revision B (August 2020) to Revision C (December 2021)	Page
Added additional description for Fault pin, for better signal quality under some sensitive applicat	ion 4
Changes from Revision A (May 2020) to Revision B (August 2020)	Page
・ 文書全体にわたって表、図、相互参照の採番方法を更新	1
「特長」セクションに機能安全のリンクを追加	1
Changes from Revision * (September 2019) to Revision A (May 2020)	Page
Changed <i>Layout</i> description for clarity	48



5 概要 (続き)

この同期整流降圧型レギュレータは電流モード制御で動作し、設計を簡素化するため内部で補償されています。RTピンに接続された抵抗により、スイッチング周波数を 300kHz~2.2MHz の範囲に設定できます。400kHz 未満で動作することで、システムの効率が向上します。2.1MHz 以上で動作すると、AM ラジオ帯域との干渉を防止し、小さなインダクタを使用できます。

TPS2584x-Q1 は、USB データ・ラインを使用して充電構成を判定するレガシー・デバイスで必要となる電子署名も内蔵しています。

高精度の電流センス・アンプが内蔵されており、ケーブル・ドループ補償と電流制限チューニングをユーザーがプログラムできます。ケーブル補償は、携帯型デバイスにおいて、大きな負荷があるときも最適な電流および電圧で充電を行うために役立ちます。これは、負荷電流に比例して降圧レギュレータの出力電圧を変更し、車載ケーブルの配線抵抗による電圧降下を打ち消すことで実現されます。接続されている携帯型デバイスで測定される VBUS 電圧は、負荷電流にかかわらずほぼ一定に保たれるため、携帯型デバイスのバッテリ充電器は最適に動作できます。

USB 仕様では、USB 充電ポートの電流制限が必要とされていますが、システム設計者には、システム要件に基づいて過電流保護レベルを選択する妥当な柔軟性が与えられています。TPS2584x-Q1 は革新的な 2 スレッショルドの電流制限回路を採用しているため、システム設計者は降圧型レギュレータの平均電流制限保護をプログラムすることも、CSN/OUTピンと BUS ピンの間の外付け NMOS を使用して電流制限をプログラムすることもできます。TPS2584x-Q1 降圧レギュレータは NFET を実装しているため、USB ポートの過電流状態中でも他の負荷に 5V 出力を供給できます。

保護機能として、サイクル単位の電流制限、ヒカップ短絡保護、低電圧誤動作防止、VBUS 過電圧および過電流、データ・ライン (Dx) から VBUS への短絡、ダイの過熱保護機能があります。


TPS25840-Q1 は、DP および DM パススルー用の高帯域幅アナログ・スイッチを内蔵しており、データ・ライン (Dx) の VBAT への短絡保護をサポートしています。TPS25842-Q1 は、データ・ライン (Dx) の VBAT への短絡保護をサポートしていません。



6 Device Comparison Table

PART NUMBER	PACKAGE	DCP AUTO	DP AND DM SWITCHES	NTC INPUT	DP/DM Short to BAT
TPS25840-Q1	VQFN (32)	No	Yes	No	Yes
TPS25842-Q1	VQFN (32)	No	Yes	No	No

7 Pin Configuration and Functions





- 1) A1, A2, A3, and A4 are corner anchors for enhanced package stress performance.
- 2) A1, A2, A3, and A4 are electrically connected to the thermal pad. 3) A1, A2, A3, and A4 PCB lands should be electrically isolated or electrically connected to thermal pad and PGND.

図 7-1. TPS25840QWRHBRQ1, TPS25842QWRHBRQ1 Package 32-Pin (VQFN) Top View ⁽¹⁾




図 7-2. TPS25840QCWRHBRQ1, TPS25842QCWRHBRQ1 Package 32-Pin (VQFN) Top View ⁽²⁾

表 7-1. Pin Functions

PIN		TYPE(3)	I/O	DESCRIPTION	
NAME	NO.	IIFE	"0	DESCRIPTION	
AGND	16	G	-	Analog ground terminal. Ground reference for internal references and logic. All electrical parameters are measured with respect to this pin. Connect to system ground on PCB.	
воот	32	Р		Boot-strap capacitor connection for HS FET driver. Connect a high quality 100-nF capacitor from this pin to the SW pin.	
BUS	15	А	- 1	VBUS discharge input. Connect to VBUS on USB Connector.	
CSN/OUT	13	Р	I	Negative input of current sense amplifier, also buck output for internal voltage regulation.	
CSP	14	Р	I	Positive input of current sense amplifier.	
CTRL1	5	А	I	ogic-level control inputs for device and system configuration (see 表 10-6).	
CTRL2	6	А	I	Logic-level control inputs for device and system configuration (see 表 10-6).	
DM_IN	17	Α		DM data line. Connect to USB connector.	
DM_OUT	8	Α		DM data line. Connect to USB host controller.	
DP_IN	18	А		DP data line. Connect to USB connector.	
DP_OUT	7	А		DP data line. Connect to USB host controller.	

表 7-1. Pin Functions (continued)

PIN		TYPE(3)		DESCRIPTION	
NAME	NO.	I TPE(°)	I/O	DESCRIPTION	
EN/UVLO	4	Α		Enable pin. Do not float. High = on, Low = off. Can be tied to VIN. Precision enable input allows adjustable UVLO by external resistor divider.	
FAULT	24	Α	0	Active LOW open-drain output. Asserted during fault conditions (see 表 10-4). TI recommends series about 1-k ohm damping resistor for better signal quality.	
ILIMIT	12	Α		External resistor used to set the current-limit threshold (see 表 10-2).	
IMON	11	Α		External resistor used to set the max cable comp voltage at full load current.	
IN	1, 2, 3	Р	I	Input Supply to regulator. Connect high-quality bypass capacitors directly to this pin and PGND.	
BUCK_ST	23	Α	0	Active Low open-drain output. After BUCK_ST assert, the Buck converter begins to start up. At the same time, DP and DM data switch turn on accordingly.	
LS_GD	10	А		External NMOS gate driver. If TPS2584x-Q1 configured under average current limit mode, LS_GD pin must be pulled up through a 2.2-kΩ resistor (see <i>Current Limit Sensing using RILIMIT</i>).	
PGND	25, 26, 27	G		Power ground terminal. Connect to system ground and AGND. Connect to bypass capacitor with short wide traces.	
N/C	19, 22	-		Make no electrical connection.	
RT/SYNC	9	А		Resistor Timing or External Clock input. An internal amplifier holds this terminal at a fixed voltage when using an external resistor to ground to set the switching frequency. If the terminal is pulled above the PLL upper threshold, a mode change occurs and the terminal becomes a synchronization input. The internal amplifier is disabled and the terminal is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled and the operating mode returns to resistor frequency programming.	
SW	28, 29, 30, 31	Р		Switching output of the regulator. Internally connected to source of the HS FET and drain of the LS FET. Connect to power inductor.	
INT	20	Α		For internal circuit, must connect a 5.1-K resistor to AGND.	
VCC	21	Р		Output of internal bias supply. Used as supply to internal control circuits. Connect a high quality 2.2-µF capacitor from this pin to GND.	

- For package drawing please refer to RHB0032R at the end of the data sheet.
 For package drawing please refer to RHB0032AA at the end of the data sheet.
 A = Analog, P = Power, G = Ground.



8 Specifications

8.1 Absolute Maximum Ratings

Voltages are with respect to GND (unless otherwise noted)(1)

	PARAMETER	MIN	MAX	UNIT	
	IN to PGND	-0.3	40		
	OUT to PGND	-0.3	20		
	EN to AGND	-0.3	VIN + 0.3		
	CSP to AGND	-0.3	20		
	CSN to AGND	-0.3	20	V	
	BUS to AGND	-0.3	18		
	RT/SYNC to AGND	-0.3	6		
	CTRL1 or CTRL2 to AGND	-0.3	6		
	AGND to PGND	-0.3	0.3		
Output voltage	SW to PGND	-0.3	VIN + 0.3		
	SW to PGND (less than 10 ns transients)	-3.5	40	V	
	BOOT to SW	-0.3	6		
	VCC to AGND	-0.3	6		
	LS_GD	-0.3	18		
	TPS25840-Q1: DP_IN, DM_IN to AGND	-0.3	18	-	
	TPS25842-Q1: DP_IN, DM_IN to AGND	-0.3	7		
Voltage range	DP_OUT, DM_OUT to AGND	-0.3	6	V	
	FAULT, BUCK_ST, INT to AGND	-0.3	6		
	ILIMIT or IMON to AGND	-0.3	6		
Pin positive source current,	VCC Source Current		5	mA	
Pin positive sink current, I _{SNK}	FAULT, BUCK_ST		Internally Limited	Α	
I/O current	DP_IN to DP_OUT, or DM_IN to DM_OUT in SDP, CDP, or Client Mode	-100	100	mA	
TJ	Junction temperature	-40	150	°C	
T _{stg}	Storage temperature	-65	150	°C	

Stresses beyond those listed under Absolute Maximum Rating can cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under
Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.

8.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC	Q100-002 ⁽¹⁾	±2000 ⁽²⁾	
		Charged device model (CDM), per	Corner pins (1, 8, 9, 17, 25 and 32)	±750 ⁽³⁾	
V _(ESD)	Electrostatic discharge	AEC Q100-011	Other pins	±750 ⁽³⁾	V
		IEC 61000-4-2 contact discharge	DP_IN, DM_IN pins	±8000 ⁽⁴⁾	
		IEC 61000-4-2 air-gap discharge	DP_IN, DM_IN pins	±15000 ⁽⁴⁾	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
- (2) The passing level per AEC-Q100 Classification H2.
- (3) The passing level per AEC-Q100 Classification C5.
- (4) Surges per IEC61000-4-2, 1999 applied between DP_IN, DM_IN and output ground of the TPS2584x-Q1 evaluation module.

8.3 Recommended Operating Conditions

Voltages are with respect to GND (unless otherwise noted)

			MIN	NOM MAX	UNIT
	/ _I Input voltage	IN to PGND	4.5	36	
		EN	0	VIN	
		VCC when driven from external regulator	0	5.5	
V_{I}		DP_IN, DM_IN	0	3.6	
		DP_OUT, DM_OUT	0	3.6	V
		CTRL1, CTRL2	0	VCC	
		RT/SYNC when driven by external clock	0	VCC	
V _{PU}	Pull up voltage	FAULT, BUCK_ST	0	VCC	
Vo	Output voltage	CSN/OUT	0	6.5	
		Buck regulator output current	0	3.5	Α
I _O	Output current	DP_IN to DP_OUT or DM_IN to DM_OUT Continuous current in SDP, CDP or Client Mode	-30	30	mA
I _{SNK}	Sink current	FAULT, BUCK_ST		10	
I _I	Input current	Continuous current into the CSP pin		200	μA
R _{EXT}	External resistnace	R _{IMON} , R _{ILIMIT}	0	100	kΩ
TJ		Operating junction temperature	-40	125 ⁽¹⁾	°C

⁽¹⁾ Operating at junction temperatures greater than 125°C is possible, however lifetime will be degraded.



8.4 Thermal Information

		TPS25		
THERMAL METRIC ⁽¹⁾		RHB0032R (VQFN)	RHB0032AA (VQFN)	UNIT
		32 PINS	32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	28.7	29.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	17.6	18.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.2	9.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	7.2	9.7	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	1	2.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

8.5 Electrical Characteristics

Limits apply over the junction temperature (T_J) range of -40°C to +150°C; V_{IN} = 13.5 V, f_{SW} =400 kHz, C_{VCC} = 2.2 μ F, R_{SNS} = 15 m Ω , R_{IMIN} = 13 k Ω , R_{ILIMIT} = 13 k Ω , R_{SET} = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTATE	(IN PIN)				'	
V _{IN}	Operating input voltage range		4.5		36	V
IQ	Operating quiescent current (non switching)	$V_{EN/UVLO} = V_{IN}$, CTRL1 = CTRL2 = V_{CC} , $V_{CSN} = 8$ V, INT pull down resistance = 5.1 k Ω		700	990	μΑ
I _{SD}	Shutdown quiescent current; measured at IN pin.	EN= 0		10	16	μA
ENABLE and UVL	O (EN/UVLO PIN)				,	
V _{EN/UVLO_VCC_H}	EN/UVLO input level required to turn on internal LDO	V _{EN/UVLO} rising threshold			1.14	V
V _{EN/UVLO_VCC_L}	EN/UVLO input level required to turn off internal LDO	V _{EN/UVLO} falling threshold	0.3			V
V _{EN/UVLO_H}	EN/UVLO input level required to turn on state machine	V _{EN/UVLO} rising threshold	1.140	1.200	1.260	V
V _{EN/UVLO_HYS}	Hysteresis	V _{EN/UVLO} falling threshold		90		mV
I _{LKG_EN/UVLO}	Enable input leakage current	V _{EN/UVLO} = 3.3 V		0.5		uA
INTERNAL LDO					,	
V _{BOOT_UVLO}	Bootstrap voltage UVLO threshold			2.2		V
V _{CC}	Internal LDO output voltage appearing on VCC pin	6 V ≤ V _{IN} ≤ 36 V	4.75	5	5.25	V
V _{CC_UVLO_R}	Rising UVLO threshold		3.4	3.6	3.8	V
V _{CC_UVLO_HYS}	Hysteresis			600		mV
CURRENT LIMIT \	OLTAGE (CSP - CSN/OUT PINS) TO A	CTIVATE BUCK AVG CURRENT LIMITI	NG			
(V _{CSP} – V _{CSN/OUT})	Current limit voltage buck regulator control loop	V_{CSN} = 5 V, R_{SET} = 300 Ω, R_{ILIMIT} = 13 kΩ, R_{IMON} = 13 kΩ, -40°C ≤ T_{J} ≤ 125°C	43.5	46	48.5	mV
(V _{CSP} – V _{CSN/OUT})	Current limit voltage buck regulator control loop	V_{CSN} = 5 V, R_{SET} = 300 Ω, R_{ILIMIT} = 13 kΩ, R_{IMON} = 13 kΩ, -40°C ≤ T_{J} ≤ 150°C	42.5	46	49.5	mV
(V _{CSP} – V _{CSN/OUT})	Current limit voltage buck regulator control loop	V_{CSN} = 5 V, R_{SET} = 300 Ω, R_{ILIMIT} = 26.1 kΩ, R_{IMON} = 13 kΩ, -40°C ≤ T_{J} ≤ 125°C	20	22.5	25	mV

8.5 Electrical Characteristics (continued)

Limits apply over the junction temperature (T_J) range of -40°C to +150°C; V_{IN} = 13.5 V, f_{SW} =400 kHz, C_{VCC} = 2.2 μ F, R_{SNS} = 15 m Ω , R_{IMON} = 13 k Ω , R_{ILIMIT} = 13 k Ω , R_{SET} = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_{J} = 25°C, and are provided for reference purposes only.

	urrent limit voltage NFET control loop	$\begin{split} &V_{CSN} = 5 \text{ V, } R_{SET} = 300 \Omega, R_{ILIMIT} = \\ &26.1 \text{ k}\Omega, R_{IMON} = 13 \text{ k}\Omega, -40^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &150^{\circ}\text{C} \end{split}$ $&\textbf{CTIVATE EXTERNAL NFET CURRENT}$ $&V_{CSN} = 5 \text{ V, } R_{SET} = 300 \Omega, R_{ILIMIT} = \\ &6.8 \text{ k}\Omega, R_{IMON} = 13 \text{ k}\Omega, -40^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &125^{\circ}\text{C} \end{split}$ $&V_{CSN} = 5 \text{ V, } R_{SET} = 300 \Omega, R_{ILIMIT} = \\ &6.8 \text{ k}\Omega, R_{IMON} = 13 \text{ k}\Omega, -40^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &150^{\circ}\text{C} \end{split}$ $&V_{CSN} = 5 \text{ V, } R_{SET} = 300 \Omega, R_{ILIMIT} = \\ &13.7 \text{ k}\Omega, R_{IMON} = 13 \text{ k}\Omega, -40^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &125^{\circ}\text{C} \end{split}$ $&V_{CSN} = 5 \text{ V, } R_{SET} = 300 \Omega, R_{ILIMIT} = \\ &13.7 \text{ k}\Omega, R_{IMON} = 13 \text{ k}\Omega, -40^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &150^{\circ}\text{C} \end{split}$	19 LIMITING 40 38.5 18	22.5 43 43 21	26 46 47.5 24	mV mV mV
$(V_{CSP} - V_{CSN/OUT})$ Cur $(V_{CSP} - V_{CSN/OUT})$ Cur $(V_{CSP} - V_{CSN/OUT})$ Cur $(V_{CSP} - V_{CSN/OUT})$ Cur CURRENT LIMIT - BUC $I_{L-SC-HS}$ Hig	urrent limit voltage NFET control loop	$\begin{split} &V_{CSN} = 5 \text{ V, } R_{SET} = 300 \Omega, R_{ILIMIT} = \\ &6.8 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &125 ^{\circ}\text{C} \\ &V_{CSN} = 5 \text{ V, } R_{SET} = 300 \Omega, R_{ILIMIT} = \\ &6.8 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &150 ^{\circ}\text{C} \\ &V_{CSN} = 5 \text{ V, } R_{SET} = 300 \Omega, R_{ILIMIT} = \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &125 ^{\circ}\text{C} \\ &V_{CSN} = 5 \text{ V, } R_{SET} = 300 \Omega, R_{ILIMIT} = \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, R_{IMON} = 13 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \text{T}_{J} \leq \text{T}_{J} \leq \\ &13.7 k\Omega, -40 ^{\circ}\text{C} \leq \text{T}_{J} \leq \text{T}_{$	38.5 18	43	47.5	mV
$(V_{CSP} - V_{CSN/OUT})$ Cui $(V_{CSP} - V_{CSN/OUT})$ Cui $(V_{CSP} - V_{CSN/OUT})$ Cui CURRENT LIMIT - BUC $ I_{L-SC-HS} $ Hig	urrent limit voltage NFET control loop urrent limit voltage NFET control loop urrent limit voltage NFET control loop UCK REGULATOR PEAK CURRENT	$ \begin{aligned} &6.8 \text{ k}\Omega, \text{ R}_{\text{IMON}} = 13 \text{ k}\Omega, -40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq \\ &125^{\circ}\text{C} \end{aligned} \\ &V_{\text{CSN}} = 5 \text{ V, R}_{\text{SET}} = 300 \Omega, \text{ R}_{\text{ILIMIT}} = \\ &6.8 \text{ k}\Omega, \text{R}_{\text{IMON}} = 13 \text{ k}\Omega, -40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq \\ &150^{\circ}\text{C} \end{aligned} \\ &V_{\text{CSN}} = 5 \text{ V, R}_{\text{SET}} = 300 \Omega, \text{ R}_{\text{ILIMIT}} = \\ &13.7 \text{ k}\Omega, \text{ R}_{\text{IMON}} = 13 \text{ k}\Omega, -40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq \\ &125^{\circ}\text{C} \end{aligned} \\ &V_{\text{CSN}} = 5 \text{ V, R}_{\text{SET}} = 300 \Omega, \text{ R}_{\text{ILIMIT}} = \\ &13.7 \text{ k}\Omega, \text{ R}_{\text{IMON}} = 13 \text{ k}\Omega, -40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq \end{aligned} $	38.5	43	47.5	mV
(V _{CSP} – V _{CSN/OUT}) Cui (V _{CSP} – V _{CSN/OUT}) Cui CURRENT LIMIT - BUC I _{L-SC-HS} Hig	urrent limit voltage NFET control loop urrent limit voltage NFET control loop CK REGULATOR PEAK CURRENT	$ \begin{aligned} &6.8 \text{ k}\Omega, R_{IMON} = 13 \text{ k}\Omega, -40^{\circ}\text{C} \leq T_{J} \leq \\ &150^{\circ}\text{C} \\ &V_{CSN} = 5 \text{ V}, R_{SET} = 300 \Omega, R_{ILIMIT} = \\ &13.7 \text{ k}\Omega, R_{IMON} = 13 \text{ k}\Omega, -40^{\circ}\text{C} \leq T_{J} \leq \\ &125^{\circ}\text{C} \\ &V_{CSN} = 5 \text{ V}, R_{SET} = 300 \Omega, R_{ILIMIT} = \\ &13.7 \text{ k}\Omega, R_{IMON} = 13 \text{ k}\Omega, -40^{\circ}\text{C} \leq T_{J} \leq \end{aligned} $	18			
(V _{CSP} – V _{CSN/OUT}) Cur CURRENT LIMIT - BUC I _{L-SC-HS} Hig	urrent limit voltage NFET control loop	13.7 k Ω , R _{IMON} = 13 k Ω , -40°C \leq T _J \leq 125°C V _{CSN} = 5 V, R _{SET} = 300 Ω , R _{ILIMIT} = 13.7 k Ω , R _{IMON} = 13 k Ω , -40°C \leq T _J \leq		21	24	mV
CURRENT LIMIT - BUC	CK REGULATOR PEAK CURRENT	13.7 kΩ, R_{IMON} = 13 kΩ, -40°C ≤ T_J ≤	17			
I _{L-SC-HS} Hig				21	25	mV
L		LIMIT				
I I av	gh-side current limit		4.6	5.4	6.2	Α
I _{L-SC-LS}	w-side current limit		3.5	4	4.5	Α
I _{L-NEG-LS} Lov	w-side negative current limit		-3.1	-2.1	-1.3	Α
CABLE COMPENSATI	ION VOLTAGE					
V _{IMON} Cal	able compensation voltage	$ \begin{aligned} &(V_{CSP} - V_{CSN}) = 46 \text{ mV, R}_{SET} = 300 \ \Omega, \\ &R_{ILIMIT} = 13 \ k\Omega, \ R_{IMON} = 13 \ k\Omega \end{aligned} $	0.935	1	1.065	V
V _{IMON} Cal	able compensation voltage	$ \begin{aligned} &(V_{CSP} - V_{CSN}) = 23 \text{ mV, R}_{SET} = 300 \ \Omega, \\ &R_{ILIMIT} = 13 \ k\Omega, \ R_{IMON} = 13 \ k\Omega \end{aligned} $	0.435	0.5	0.565	V
VIMONI .	able compensation voltage (internal mp)	$ \begin{aligned} &(\text{V}_{\text{CSP}} - \text{V}_{\text{CSN}}) = \text{46 mV, R}_{\text{SET}} = \text{300 } \Omega, \\ &R_{\text{ILIMIT}} = \text{13 k} \Omega, \ R_{\text{IMON}} = \text{open} \end{aligned} $		1.8		V
BUCK OUTPUT VOLTA	AGE (CSN/OUT PIN)					
V _{CSN/OUT} Out	ıtput voltage	INT pulldown resistance = $5.1k\Omega$, R_{IMON} = $0~\Omega$, R_{ILIMIT} = $0~\Omega$	5.05	5.10	5.15	V
V _{CSN/OUT} Out	ıtput voltage accuracy	INT pulldown resistance = $5.1k\Omega$, R_{IMON} = $0~\Omega$, R_{ILIMIT} = $0~\Omega$	-1		1	%
VOOLUGUE OV	vervoltage level on CSN/OUT pin hich buck regulator stops switching	V _{CSN/OUT} rising	7.1	7.5	7.9	V
V _{CSN/OUT_OV_HYS} Hys	rsteresis			500		mV
V/110	SN / OUT pin voltage required to gger short circuit hiccup mode			2		V
V _{DROP} Dro	opout voltage (V _{IN} -V _{OUT})	$V_{IN} = V_{OUT} + V_{DROP}$, $V_{OUT} = 5.1V$, $I_{OUT} = 3A$		150		mV
BUCK REGULATOR IN	NTERNAL RESISTANCE					
R _{DS-ON-HS} Hig	gh-side MOSFET ON-resistance	Load = 3 A, T _J = 25°C		40	45	mΩ
R _{DS-ON-HS} Hig	gh-side MOSFET ON-resistance	Load = 3 A, -40°C ≤ T _J ≤ 125°C		40	68	mΩ
R _{DS-ON-HS} Hig	gh-side MOSFET ON-resistance	Load = 3 A, -40°C ≤ T _J ≤ 150°C		40	75	mΩ
R _{DS-ON-LS} Lov	w-side MOSFET ON-resistance	Load = 3 A, T _J = 25C		35	41	mΩ
R _{DS-ON-LS} Lov	w-side MOSFET ON-resistance	Load = 3 A, -40°C ≤ T _J ≤ 125°C		35	60	mΩ
R _{DS-ON-LS} Lov	w-side MOSFET ON-resistance	Load = 3 A, -40°C ≤ T _J ≤ 150°C		35	68	mΩ

8.5 Electrical Characteristics (continued)

Limits apply over the junction temperature (T_J) range of -40°C to +150°C; V_{IN} = 13.5 V, f_{SW} =400 kHz, C_{VCC} = 2.2 μ F, R_{SNS} = 15 m Ω , R_{IMON} = 13 k Ω , R_{ILIMIT} = 13 k Ω , R_{SET} = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_{J} = 25°C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{LS_GD}	NFET gate drive output voltage	V _{CSN/OUT} = 5.1 V, C _G = 1000 pF (see ☑ 9-2)	9.5	11	12.5	V
I _{LS_DR_SRC}	NFET gate drive output source current	V _{CSN/OUT} = 5.1 V, C _G = 1000 pF	2	3	4	μA
I _{LS_DR_SNK}	NFET gate drive output sink current	V _{CSN/OUT} = 5.1 V, C _G = 1000 pF	20	35	50	μA
V _{LS_GD_UVLO_R}	V _{CSN/OUT} rising threshold for LS_GD operation	V _{CSN/OUT} rising	2.85	3	3.15	V
V _{LS_GD_UVLO_HYS}	Hysteresis			80		mV
BUS DISCHARGI	E (BUS PIN)					
V _{BUS_OV}	Rising threshold for BUS pin overvoltage protection	V _{BUS} rising	6.6	7	7.3	V
V _{BUS_OV_HYS}	Hysteresis			180		mV
R _{BUS_DCHG_18V}	Discharge resistance for BUS	V _{BUS} = 18V, measure leakage current		29		kΩ
R _{BUS_DCHG_8V}	Discharge resistance for BUS	V _{BUS} = 8V, measure leakage current		35		kΩ
FAULT, BUCK_S	T				'	
V _{OL}	FAULT Output low voltage	I _{SNK_PIN} = 0.5 mA			250	mV
I _{OFF}	FAULT Off-state leakage	V _{PIN} = 5.5 V			1	μA
V _{OL}	BUCK_ST Output low voltage	I _{SNK_PIN} = 0.5 mA			250	mV
I _{OFF}	BUCK_ST Off-state leakage	V _{PIN} = 5.5 V			1	μA
CTRL1, CTRL2 -	LOGIC INPUTS				'	
V _{IH}	Rising threshold voltage			1.48	2	V
V _{IL}	Falling threshold voltage		0.85	1.30		V
V _{HYS}	Hysteresis			180		mV
I _{IN}	Input current		-1		1	μA
DP_IN AND DM_I	IN OVERVOLTAGE PROTECTION	,			1	
V _{Dx_IN_OV}	Rising threshold for Dx_IN overvoltage protection	DP_IN or DM_IN rising	3.7	3.9	4.15	V
	Hysteresis			100		mV
R _{Dx_IN_DCHG_18V}	Discharge resistance for Dx_IN	VDx_IN = 18V, measure leakage current		94		kΩ
R _{Dx_IN_DCHG_5V}	Discharge resistance for Dx_IN	VDx_IN = 5V, measure leakage current		416		kΩ
HIGH-BANDWID	TH ANALOG SWITCH					
R _{DS_ON}	DP and DM switch on-resistance	$V_{DP_OUT} = V_{DM_OUT} = 0 \text{ V, } I_{DP_IN} = I_{DM_IN} = 30 \text{ mA}$		3.4	6.3	Ω
R _{DS_ON}	DP and DM switch on-resistance	$V_{DP_OUT} = V_{DM_OUT} = 2.4 \text{ V}, I_{DP_IN} = I_{DM_IN} = -15 \text{ mA}$		4.3	7.7	Ω
ΔR _{DS_ON}	Switch resistance mismatch between DP and DM channels	$V_{DP_OUT} = V_{DM_OUT} = 0 \text{ V, } I_{DP_IN} = I_{DM_IN} = 30 \text{ mA}$		0.05	0.15	Ω
ΔR _{DS_ON}	Switch resistance mismatch between DP and DM channels	$V_{DP_OUT} = V_{DM_OUT} = 2.4 \text{ V}, I_{DP_IN} = I_{DM_IN} = -15 \text{ mA}$		0.05	0.15	Ω
C_{IO_OFF}	DP/DM switch off-state capacitance	V _{EN} = 0 V, V _{DP_IN} = V _{DM_IN} = 0.3 V, Vac = 0.03 V _{PP} , f = 1 MHz		6.7		pF
C _{IO_ON}	DP/DM switch on-state capacitance	$V_{DP_IN} = V_{DM_IN} = 0.3 \text{ V, Vac} = 0.03$ V_{PP} , f = 1 MHz		10		pF
O _{IRR}	Off-state isolation	V _{EN} = 0 V, f = 250 MHz		9		dB
X _{TALK}	On-state cross-channel isolation	f = 250 MHz	<u> </u>	29		dB

8.5 Electrical Characteristics (continued)

Limits apply over the junction temperature (T_J) range of -40°C to +150°C; V_{IN} = 13.5 V, f_{SW} =400 kHz, C_{VCC} = 2.2 μ F, R_{SNS} = 15 m Ω , R_{IMON} = 13 k Ω , R_{ILIMIT} = 13 k Ω , R_{SET} = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only.

FF)	Off-state leakage current, DP_OUT and DM_OUT Bandwidth (–3 dB)	$\begin{split} &V_{EN} = 0 \text{ V, } V_{DP_IN} = V_{DM_IN} = 3.6 \text{ V,} \\ &V_{DP_OUT} = V_{DM_OUT} = 0 \text{ V,} \\ &\text{measure } I_{DP_OUT} \text{ and } I_{DM_OUT} \\ &R_L = 50 \Omega \end{split}$		0.1	1.5	μA
RGING DOW	, ,	R _c = 50 O				μΑ
RGING DOV		· · L		800		MHz
	VNSTREAM PORT (CDP) DETECT					
_SRC	DM_IN CDP output voltage	$V_{DP_IN} = 0.6 \text{ V}, -250 \mu\text{A} < I_{DM_IN} < 0$ μA	0.5	0.6	0.7	V
_REF	DP_IN rising lower window threshold for V _{DM_SRC} activation		0.36	0.38	0.4	V
_REF	Hysteresis			50		mV
C_SRC	DP_IN rising upper window threshold for VDM_SRC deactivation		0.8	0.84	0.88	V
SRC_HYS	Hysteresis			100		mV
SINK	DP_IN sink current	V _{DP_IN} = 0.6 V	40	70	100	μA
YNC THRES	SHOLD (RT/SYNC PIN)					
RT/SYNC	RT/SYNC high threshold for external clock synchronization	Amplitude of SYNC clock AC signal (measured at SYNC pin)	3.5			V
RT/SYNC	RT/SYNC low threshold for external clock synchronization	Amplitude of SYNC clock AC signal (measured at SYNC pin)			0.8	V
RMAL SHUT	DOWN					
	The small objected over	Shutdown threshold		160		°C
	mermai shuldown	Recovery threshold		140		°C
RT/SYNC	RT/SYNC low threshold for external clock synchronization	Amplitude of SYNC clock AC signal (measured at SYNC pin) Shutdown threshold	3.5		_	0.8

8.6 Timing Requirements

Limits apply over the junction temperature (T_J) range of -40°C to +150°C; V_{IN} = 13.5 V, f_{SW} =400 kHz, C_{VCC} = 2.2 μ F, R_{SNS} = 15 m Ω , R_{IMIN} = 13 k Ω , R_{ILIMIT} = 13 k Ω , R_{SET} = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only.

			MIN	NOM	MAX	UNIT
SYNC (RT/SY	NC PIN) WITH EXTERNAL CLOCK					
f _{SYNC}	Switching frequency using external clock on RT/SYNC pin		300		2300	kHz
T _{SYNC_MIN}	Minimum SYNC input pulse width	f_{SYNC} = 400 kHz, $V_{RT/SYNC}$ > $V_{IH_RT/SYNC}$, $V_{RT/SYNC}$ < $V_{IL_RT/SYNC}$		100		ns
T _{LOCK_IN}	PLL lock time			100		μs




8.7 Switching Characteristics

Limits apply over the junction temperature (T_J) range of -40°C to +150°C; V_{IN} = 13.5 V, f_{SW} =400 kHz, C_{VCC} = 2.2 μ F, R_{SNS} = 15 m Ω , R_{IMON} = 13 k Ω , R_{ILIMIT} = 13 k Ω , R_{SET} = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SOFT START						
T _{SS}	Internal soft-start time	The time of internal reference to increase from 0 V to 1.0 V	3	5	7	ms
HICCUP MODE	E				'	
N _{OC}	Number of cycles that LS current limit is tripped to enter Hiccup mode			128		Cycles
T _{OC}	Hiccup retry delay time			118		ms
SW (SW PIN)						
T _{ON_MIN}	Minimum turnon-time			105		ns
T _{ON_MAX}	Maximum turnon-time, HS timeout in dropout			7.5		μs
T _{OFF_MIN}	Minimum turnoff time			80		ns
D _{max}	Maximum switch duty cycle			98		%
TIMING RESIS	TOR AND INTERNAL CLOCK				,	
f _{SW_RANGE}	Switching frequency range using RT mode		300		2300	kHz
f	Switching frequency	R _T = 49.9 kΩ	360	400	440	kHz
f _{SW}	Switching frequency	$R_T = 8.87 \text{ k}\Omega$	1953	2100	2247	kHz
FS _{SS}	Frequency span of spread spectrum operation			±6		%
NFET DRIVER					·	
t _r	V _{LS_DR} rise time	VOUT = 5.1 V, NFET = CSD87502Q2, time from LS_GD 10% to 90%		1000		μs
t _f	V _{LS_DR} fall time	VOUT = 5.1 V, NFET = CSD87502Q2, time from LS_GD time 90% to 10%		100		μs
CURRENT LIM	IIT - EXTERNAL NFET CONNECTED BETV	WEEN CSN/OUT AND BUS, LS_GD CON	NECTED	TO FET G	ATE	
t _{OC_HIC_ON}	ON-time during hiccup mode			2		ms
t _{OC_HIC_OFF}	OFF-time during hiccup mode			263		ms
FAULT DUE TO	O VBUS OC, VBUS OV, DP OV, DM OV					
t _{DEGLA}	Asserting deglitch time		5.5	8.2	11.5	ms
t _{DEGLD}	De-asserting deglitch time		5.5	8.2	11.5	ms
BUCK_ST						
t _{DEGLA}	Asserting deglitch time		88	150	220	ms
HIGH-BANDW	IDTH ANALOG SWITCH					
t _{pd}	Analog switch propagation delay			0.14		ns
t _{SK}	Analog switch skew between opposite transitions of the same port (t _{PHL} – t _{PLH})			0.02		ns
t _{OV_Dn}	DP_IN and DM_IN overvoltage protection response time			2		μs
t _{ST_DEG_Dn}	Deglitch time from Vcc > 4V to DP / DM data switch turn on		88	150	220	ms




8.8 Typical Characteristics













Unless otherwise specified the following conditions apply: V_{IN} = 13.5 V, f_{SW} = 400 kHz, L = 10 μ H, C_{OUT_CSP} = 66 μ F, C_{OUT_CSN} = 0.1 μ F, C_{BUS} = 1 μ F, T_A = 25 °C.




4.2 Podsett A.1 3.9 3.7 3.6 -50 -25 0 25 50 75 100 125 150 Temperature (C)

図 8-19. DP_IN Overvoltage Protection Threshold vs Junction Temperature

図 8-20. DM_IN Overvoltage Protection Threshold vs Junction Temperature







Measured source with 10-cm cable

Measured on TPS25830-Q1 EVM with 10-cm cable

図 8-22. Through the TPS2584x-Q1 Data Switch











図 8-23. Data Transmission Characteristics vs Frequency


図 8-24. Off-state Data-Switch Isolation vs Frequency







9 Parameter Measurement Information






図 9-1. Short-Circuit Parameters

図 9-2. NFET Gate Drive Rise and Fall Time




図 9-3. Short-to-Battery System Test Setup



10 Detailed Description

10.1 Overview

The TPS2584x-Q1 devices are full-featured solutions for implementing a compact USB charging port with support for Type-A BC1.2 standards. Both devices contain an efficient 36-V buck regulator power source capable of providing up to 3.5 A of output current at 5.10 V (nominal). System designers can optimize efficiency or solution size through careful selection of switching frequency over the range of 300 to 2200 kHz with sufficient margin to operate above or below the AM radio frequency band. In all versions the buck regulator operates in forced PWM mode ensuring fixed switching frequency regardless of load current. Spread-spectrum feature aid reducing harmonic peaks of the switching frequency potentially simplifying EMI filter design and easing compliance.

Current sensing via a precision high-side current sense amplifier enables an accurate, user programmable overcurrent limit setting; and programmable linear cable compensation to overcome IR losses when powering remote USB ports.


The CTRL1 and CTRL2 pins set the operating mode for the TPS2584x-Q1 device. The device can support CDP, SDP or Client configurations.

The TPS25840-Q1 integrates high band-width (800 MHz) USB switches, includes short to V_{BAT} and short to V_{BUS} protection as well as IEC61000-4-2 electrostatic discharge clamps to protect the host from potentially damaging overvoltage conditions.

The TPS25842-Q1 integrates high band-width (800 MHz) USB switches, includes short to V_{BUS} protection as well as IEC61000-4-2 electrostatic discharge clamps, but does not support short to V_{BAT} protection.



10.2 Functional Block Diagram



10.3 Feature Description

10.3.1 Buck Regulator

The following operating description of the TPS2584x-Q1 refers to the *Functional Block Diagram* and the waveforms in \boxtimes 10-1. TPS2584x-Q1 is a step-down synchronous buck regulator with integrated high-side (HS) and low-side (LS) switches (synchronous rectifier). The TPS2584x-Q1 supplies a regulated output voltage by turning on the HS and LS NMOS switches with controlled duty cycle. During high-side switch ON time, the SW pin voltage swings up to approximately V_{IN} , and the inductor current i_L increase with linear slope $(V_{IN} - V_{OUT}) / L$. When the HS switch is turned off by the control logic, the LS switch is turned on after an anti-shoot-through dead time. Inductor current discharges through the LS switch with a slope of $-V_{OUT} / L$. The control parameter of a buck converter is defined as Duty Cycle D = t_{ON} / T_{SW} , where t_{ON} is the high-side switch ON time and T_{SW} is the switching period. The regulator control loop maintains a constant output voltage by adjusting the duty cycle D. In an ideal buck converter, where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage: D = V_{OUT} / V_{IN} .




図 10-1. SW Node and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

The TPS2584x-Q1 employs fixed frequency peak current mode control. A voltage feedback loop is used to get accurate DC voltage regulation by adjusting the peak current command based on voltage offset. The peak inductor current is sensed from the high-side switch and compared to the peak current threshold to control the ON time of the high-side switch. The voltage feedback loop is internally compensated, which allows for fewer external components, makes it easy to design, and provides stable operation with almost any combination of output capacitors. TPS2584x-Q1 operates in FPWM mode for low output voltage ripple, tight output voltage regulation, and constant switching frequency.

10.3.2 Enable/UVLO

The voltage on the EN/UVLO pin controls the ON or OFF operation of TPS2584x-Q1. An EN/UVLO pin voltage higher than $V_{\text{EN/UVLO-VOUT-H}}$ is required to start the internal regulator (Assume 5.1-k pull down resister on INT pin). The EN/UVLO pin is an input and can not be left open or floating. The simplest way to enable the operation of the TPS2584x-Q1 is to connect the EN to V_{IN} . This action allows self-start-up of the TPS2584x-Q1 when V_{IN} is within the operation range.






図 10-2. Precision Enable Behavior

Many applications benefit from the employment of an enable divider R_{ENT} and R_{ENB} (\boxtimes 10-3) to establish a precision system UVLO level for the TPS2584x-Q1. System UVLO can be used for sequencing, ensuring reliable operation, or supply protection, such as a battery discharge level. To ensure the USB port V_{BUS} is within the 5-V operating range as required for USB compliance (for the latest USB specifications and requirements, refer to USB.org), TI suggests that the R_{ENT} and R_{ENB} resistors be chosen such that the TPS2584x-Q1 enables when V_{IN} is approximately 6 V. Considering the drop out voltage of the buck regulator and IR loses in the system, 6 V provides adequate margin to maintain V_{BUS} within USB specifications. If system requirements such as a warm crank (start) automotive scenario require operation with V_{IN} < 6 V, the values of R_{ENT} and R_{ENB} can be calculated assuming a lower V_{IN} . An external logic signal can also be used to drive EN/UVLO input when a microcontroller is present and it is desirable to enable or disable the USB port remotely for other reasons.




図 10-3. System UVLO by Enable Divider

UVLO configuration using external resistors is governed by the following equations:



$$R_{ENT} = \left(\frac{V_{IN(ON)}}{V_{EN/UVLO_H}} - 1\right) \times R_{ENB} \tag{1}$$

$$V_{IN(OFF)} = V_{IN(ON)} \times \left(1 - \frac{V_{EN/UVLO_HYS}}{V_{EN/UVLO_H}}\right)$$
(2)

Example:

V_{IN(ON)} = 6 V (user choice)

 $R_{ENB} = 5 k\Omega$ (user choice)

 R_{ENT} = [(V_{IN(ON)} / V_{EN/UVLO_H}) – 1] × R_{ENB} = 19.6 kΩ. Choose standard 20 kΩ.

Therefore, $V_{IN(OFF)} = 6 \text{ V} \times [1 - (0.09 \text{ V} / 1.2 \text{ V})] = 5.55 \text{ V}$

A typical start-up waveform is shown in 🗵 10-4. The rise time of DCDC VBUS voltage is about 5 ms.




図 10-4. Typical Start-up Behavior, V_{IN} = 13.5 V, R_{IMON} = 12.6 kΩ

For TPS2584x-Q1, the pin voltage must meet the requirement below during startup. See ☑ 10-5.

- V_{BUS} < 0.8 V (typical)
- V_{DX OUT} < 2.2 V (typical)
- V_{DX_IN} < 1.5 V (typical)

After the 150-ms deglitch time, no additional requirement on these pins. In real application, BUCK_ST pin can be used to configure the timing sequence.






図 10-5. TPS2584x-Q1 Pin Voltage Requirement During Startup

10.3.3 Switching Frequency and Synchronization (RT/SYNC)

The switching frequency of the TPS2584x-Q1 can be programmed by the resistor R_T from the RT/SYNC pin and GND pin. Use Equation 3 to determine the RT resistance for a given switching frequency.




図 10-6. RT Set Resistor vs Switching Frequency

表 10-1 lists typical RT resistors values.

表 10-1. Setting the Switching Frequency With RT

RT (kΩ)	SWITCHING FREQUENCY (kHz)
68.1	300
49.9	400
39.2	500
19.1	1000
12.4	1500
9.31	2000
8.87	2100

表 10-1. Setting the Switching Frequency With RT (continued)

RT (kΩ)	SWITCHING FREQUENCY (kHz)	
8.45	2200	

TPS2584x-Q1 switching action can be synchronized to an external clock from 300 kHz to 2.3 MHz. The RT/SYNC pin can be used to synchronize the internal oscillator to an external clock. The internal oscillator can be synchronized by AC coupling a positive edge into the RT/SYNC pin. The AC coupled peak-to-peak voltage at the RT/SYNC pin must exceed the SYNC amplitude threshold of 3.5 V (typical) to trip the internal synchronization pulse detector, and the minimum SYNC clock ON and OFF time must be longer than 100 ns (typical). When using a low impedance signal source, the frequency setting resistor, R_T , is connected in parallel with an AC coupling capacitor, C_{COUP} , to a termination resistor, R_{TERM} (for example: 50 Ω). The two resistors in series provide the default frequency setting resistance when the signal source is turned off. A 10-pF ceramic capacitor can be used for C_{COUP} . \boxtimes 10-7 show the device synchronized to an external clock.




図 10-7. Synchronize to External Clock


To avoid AM radio frequency brand and maintain proper regulation when minimum ON-time or minimum OFF-time is reached, the TPS2584x-Q1 implement frequency foldback scheme depends on VIN voltage. Refer to Figure 8-10.

- When 8 V < VIN ≤ 19 V, the switching frequency of TPS2584x-Q1 is determined by R_T resistor or external sync clock.
- When VIN ≤ 8 V, the switching frequency of TPS2584x-Q1 is set to default 420 kHz, regardless of R_T resistor setting or external sync clock.
- When VIN > 19 V, the switching frequency of TPS2584x-Q1 is set to default 420 kHz, regardless of R_T resistor setting or external sync clock.

figure 10-8, figure 10-9 and Figure 10-10 show the device switching frequency and behavior under different VIN voltage and R_T = 8.87 k Ω .

Figure 10-11, Figure 10-12 and Figure 10-13 show the device switching frequency and behavior under different VIN voltage and synchronized to an external 2.1-M system clock.





10.3.4 Spread-Spectrum Operation

To reduce EMI, the TPS2584x-Q1 introduce frequency spread spectrum. The spread spectrum is used to eliminate peak emissions at specific frequencies by spreading emissions across a wider range of frequencies than a part with fixed frequency operation. In most systems, low frequency conducted emissions from the first few harmonics of the switching frequency can be easily filtered. A more difficult design criterion is reduction of emissions at higher harmonics which fall in the FM band. These harmonics often couple to the environment through electric fields around the switch node. The TPS2584x-Q1 devices use ±6% spread of switching frequencies with 1/256 swing frequency.

The spread spectrum function is only available when using the TPS2584x-Q1 internal oscillator. If the RT/SYNC pin is synchronized to an external clock, the spread spectrum function turns off.

10.3.5 VCC, VCC_UVLO

The TPS2584x-Q1 integrates an internal LDO to generate V_{CC} for control circuitry and MOSFET drivers. The nominal voltage for V_{CC} is 5 V. The V_{CC} pin is the output of an LDO and must be properly bypassed. A high quality ceramic capacitor with a value of 2.2 μ F to 4.7 μ F, 10 V or higher rated voltage must be placed as close as possible to VCC and grounded to the PGND ground pin. The V_{CC} output pin must not be loaded with more than 5 mA, or shorted to ground during operation. Shorting V_{CC} to ground during operation can cause damage to the TPS2584x-Q1.

10.3.6 Minimum ON-time, Minimum OFF-time

Minimum ON-time, T_{ON_MIN} , is the smallest duration of time that the HS switch can be on. T_{ON_MIN} is typically 105 ns in the TPS2584x-Q1. Minimum OFF-time, T_{OFF_MIN} , is the smallest duration that the HS switch can be off. T_{OFF_MIN} is typically 80 ns in the TPS2584x-Q1. In CCM (FPWM) operation, T_{ON_MIN} and T_{OFF_MIN} limit the voltage conversion range given a selected switching frequency.

The minimum duty cycle allowed is:

$$D_{MIN} = T_{ON_MIN} \times f_{sw} \tag{4}$$

And the maximum duty cycle allowed is:

$$D_{MAX} = 1 - T_{OFF_MIN} \times f_{sw} \tag{5}$$

Given fixed T_{ON_MIN} and T_{OFF_MIN} , the higher the switching frequency the narrower the range of the allowed duty cycle.

10.3.7 Internal Compensation

The TPS2584x-Q1 is internally compensated as shown in \boxtimes 10-14. The internal compensation is designed such that the loop response is stable over the specified operating frequency and output voltage range. The TPS2584x-Q1 is optimized for transient response over the range 300 kHz \leq fsw \leq 2300 kHz.

10.3.8 Bootstrap Voltage (BOOT)

The TPS2584x-Q1 provides an integrated bootstrap voltage regulator. A small capacitor between the BOOT and SW pins provides the gate drive voltage for the high-side MOSFET. The BOOT capacitor is refreshed when the high-side MOSFET is off and the low-side switch conducts. The recommended value of the BOOT capacitor is 0.1 µF. TI recommends a ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher for stable performance overtemperature and voltage.

10.3.9 R_{SNS}, R_{SET}, R_{ILIMIT} and R_{IMON}

The programmable current limit threshold and full-scale cable compensation voltage are determined by the values of the R_{SNS} , R_{SET} , R_{ILIMIT} and R_{IMON} resistors. Refer to \boxtimes 10-14.



- R_{SNS} is the current sense resistor. The recommended voltage across R_{SNS} under current limit must be approximately 50 mV as a compromise between accuracy and power dissipation. For example, if current limiting is desired for I_{OUT(MAX)} ≥ 3.3 A, then R_{SNS} = 0.05 V / 3.3 A = 0.01515 Ω. Choose a standard value of 15 mΩ.
- R_{SET} determines the input current to the transconductance amplifier and current mirror. The amplifier balances the voltage to be equal to that across R_{SNS}. Choose a R_{SET} value to produce an I_{SET} current between 75–180 μA at the desired I_{OUT(MAX)}. Considering 50 mV across R_{SET}, a value of 300 Ω provides approximately 166 μA of I_{SET} current to the amplifier and mirror circuit. Care must be taken to limit the I_{SET} current below 200 μA to avoid saturating the internal amplifier circuit.
- R_{ILIMIT} in conjuction with the 0.5 × I_{SET} current produces a voltage on the ILIMIT pin which is proportional to
 the load current flowing in R_{SNS}. For details on setting the current limit, see *Current Limit Sensing Using*RILIMIT.
- R_{IMON} in conjuction with the 0.5 × I_{SET} current produces a voltage on the IMON pin which is proportional to the load current flowing in R_{SNS}. For details on setting the current limit, see *Cable Compensation*.




図 10-14. Current Limit and Cable Compensation Circuit

10.3.10 Overcurrent and Short Circuit Protection

For maximum versatility, TPS2584x-Q1 includes both a precision, programmable current limit as well cycle-by-cycle current limit to protect the USB port from extreme overload conditions. In most applications, the $R_{\rm ILIMIT}$ resistor in conjunction with the selection of $R_{\rm SNS}$ and $R_{\rm SET}$ determines the overload threshold. The cycle-by-cycle current limit serves as a backup means of protection in the event $R_{\rm ILIMIT}$ is shorted to ground, disabling the programmable current limit function.

In some applications, the setting of TPS2584x-Q1 over-current need meets MFi requirement. For more details, please refer to the *How to Pass MFi Overcurrent Protection Test With USB Charger and Switch Device application report*.

10.3.10.1 Current Limit Setting using RILLIMIT

Refer to 2 10-14. The TPS2584x-Q1 can establish current limit by two methods.

Using external a single or back-to-back N-Channel MOFETs between CSN/OUT and BUS: a voltage of 0.49
 V on the ILIMIT pin initiates current limiting using the external MOSFET by decreasing the LS GD voltage

causing the FET to operate in the saturation region. To protect the MOSFETs from damage a hiccup timer limits the duty cycle to prevent thermal runaway. Refer to the *Specifications* for MOSFET hiccup timing.

 Buck average current limit: no MOSFET, CSN/OUT connected to BUS. The LS_GD must be pulled up through a 2.2-kΩ resistor. In this configuration, a voltage of 1 V across R_{ILIMIT} on the ILIMIT pin initiates average current limiting of the buck regulator.

The 2-level current limit is described below:

- - Isolating a fault on the USB port from other loads connected to the CSP output of the TPS2584x-Q1. In some applications, it can be useful to power additional circuitry (for example: USB HUB) from the output of the TPS2584x-Q1 and maintain operation of these circuits in the event of a short circuit downstream of the BUS pin. To prevent triggering the MOSFET current limit below the programmed ILIMIT threshold, external circuits must be supplied after the inductor and before the current sense resistor, R_{SNS}.
 - After R_{SNS} and R_{SET} are determined and the full load I_{SET} current is known, the resistor value, R_{ILIMIT}, can be determined by:

$$R_{ILIMIT} = \frac{0.49 \times R_{SET}}{0.5 \times (I_{LIMIT} \times R_{SNS} + 0.0007)}$$
(6)

− In most cases, the recommended voltage across R_{SNS} under current limit must be approximately 50 mV as a compromise between accuracy and power dissipation. While in some application, R_{ILIMIT} is the only resistor that can be changed to achieve different current limit. Typical R_{ILIMIT} resistors value are listed in $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ given the condition $R_{SNS} = 15$ m Ω and $R_{SET} = 300$ Ω

Current Limit Threshold (mA)	R _{ILIMIT} (kΩ)			
Current-Limit Threshold (mA)	With External MOSFET	Without External MOSFET		
700	26.1	53.6		
1500	12.7	26.1		
1700	11.3	22.6		
2700	7.15	14.7		
3000	6.49	13		
3400	5.62	11.5		
3800	5.11	10.5		

表 10-2. Setting the Current Limit with RILIMIT

- - CSN/OUT connected directly to BUS, LS_GD must be pulled up through 2.2-kΩ resistor. The TPS2584x-Q1 can operate as a stand-alone USB charging port. In this configuration, the internal buck regulator operates with average current limiting as programmed by the ILIMIT pin, potentially producing less heat compared to N-channel MOSFET current limiting
 - 2. After R_{SNS} and R_{SET} are determined and the full load I_{SET} current is known, the resistor value R_{ILIMIT} can be determined by:

$$R_{ILIMIT} = \frac{1 \times R_{SET}}{0.5 \times (I_{LIMIT} \times R_{SNS} + 0.0007)}$$
(7)

3. 表 10-2 lists Typical R_{ILIMIT} resistors values given the condition R_{SNS} = 15 mΩ and R_{SET} = 300 Ω.






図 10-15. Current Limit With External MOSFET

図 10-16. Buck Average Current Limit

10.3.10.2 Buck Average Current Limit Design Example

To start the procedure, the $I_{LOAD(MAX)}$, R_{SNS} and R_{SET} , must be known.

- 1. Determine I_{LIMIT} , usually chose $I_{LIMIT} = I_{LOAD(MAX)} / (1 10\%)$.
- 2. Determine R_{SNS} to achieve 50 mV at current limit. For 3-A load current, choose I_{LIMIT} = 3.3A. R_{SNS} = (0.05 V / 3.3 A) = 15 m Ω .
- 3. Choose $R_{SET} = 300 \Omega$
- 4. According to \pm 7, R_{LIMIT} = 300 / (0.5 × (3.3 X 0.015 + 0.0007)) = 11.95 kΩ.
- 5. Choose standard 11.8 k Ω .

10.3.10.3 External MOSFET Gate Drivers

The TPS2584x-Q1 has integrated NFET gate drivers, and can support current limit with external NFET. Refer to
☑ 10-15.

The LS_GD pin of TPS2584x-Q1 can source 3-uA (typical) current to enhance the external MOSFET. A 6.2-V clamp between LS_GD and CSN/OUT pin limits the gate-to-source voltage. During DCDC start up, the LS_GD gate drivers begin to source current after $V_{CSN/OUT}$ reach 3 V. If the $V_{CSN/OUT} > 7.5$ V or $V_{BUS} > 7$ V is under overvoltage condition, the LS_GD turns off immediately with 35-uA (typical) sink current.

If load current above NFET current limit threshold, LS_GD also turns off the NFET after 2 ms (typical) and enters hiccup mode to protect NFET from thermal issue. Refer to Figure 11-24 for application waveform.

In real application, if V_{BUS} short to V_{BAT} function is needed, 20 V back-to-back NFET is suggested in circuit design.

10.3.10.4 Cycle-by-Cycle Buck Current Limit

The buck regulator cycle-by-cycle current limit on both the peak and valley of the inductor current. Hiccup mode is activated if a fault condition persists to prevent over-heating.

High-side MOSFET overcurrent protection is implemented by the nature of the Peak Current Mode control. The HS switch current is sensed when the HS is turned on after a set blanking time. The HS switch current is compared to the output of the Error Amplifier (EA) minus slope compensation every switching cycle. for more details, refer to the *Functional Block Diagram*. The peak current of HS switch is limited by a clamped maximum peak current threshold I_{HS_LIMIT} which is constant. So the peak current limit of the high-side switch is not affected by the slope compensation and remains constant over the full duty cycle range.

The current going through LS MOSFET is also sensed and monitored. When the LS switch turns on, the inductor current begins to ramp down. The LS switch is not turned OFF at the end of a switching cycle if its current is above the LS current limit I_{LS_LIMIT} . The LS switch is kept ON so that the inductor current keeps ramping down, until the inductor current ramps below the LS current limit I_{LS_LIMIT} . Then the LS switch is turned OFF and the HS switch is turned on after a dead time. This is somewhat different than the more typical peak current limit, and results in Equation 8 for the maximum load current.



$$I_{OUT_MAX} = 0.5 \times (I_{LS_LIMIT} + I_{HS_LIMIT})$$
(8)

If $V_{CSN/OUT} < 2-V$ typical due to a short circuit for 128 consecutive cycles, hiccup current protection mode is activated. In hiccup mode, the regulator is shut down and kept off for 118 ms typically, then TPS2583x-Q1 go through a normal re-start with soft start again. If the short-circuit condition remains, hiccup repeats until the fault condition is removed. Hiccup mode reduces power dissipation under severe overcurrent conditions, prevents over-heating and potential damage to the device and serves as a backup to the programmable current limit. See *Current Limit Setting Using R_{ILIMIT}*. After the output short is removed, the hiccup delay is passed and the output voltage recovers normally as shown in Figure 11-21.

10.3.11 Overvoltage, IEC and Short-to-Battery Protection

The TPS25840-Q1 integrates OVP and short to battery protection on VBUS, DM_IN and DP_IN pins. These pins can withstand voltage up to 18 V, and can protect upstream processor or Hub data line when overvoltage or short to battery condition occurs. Refer to \boxtimes 9-3 for the short-to-battery test setup.

The TPS2584x-Q1 also integrates IEC ESD cell on DP_IN and DM_IN pins.

For more detailed TPS2584x-Q1 short-to-battery consideration and test report, please refer to the *TPS2583x-Q1* and *TPS2584x-Q1* Short-to-Battery Application application report.

10.3.11.1 V_{BUS} and V_{CSN/OUT} Overvoltage Protection

The TPS25840-Q1 integrates overvoltage protection on both BUS and CSN/OUT pin to meet different application requirement.

BUS pin can withstand up to 18 V, and the OVP threshold is 7-V typical. After overvoltage is detected on BUS pin, the LS_GD turns off immediately. Also, FAULT asserts after 8-ms deglitch time. After the excessive voltage is removed, the LS_GD turns on again and FAULT deasserts.

CSN/OUT pin can withstand up to 20 V, and the OVP threshold is 7.5-V typical. After overvoltage is detected on CSN/OUT pin, the buck converter stops regulation. Also, LS_GD turns off immediately. After the excessive voltage is removed, the buck converter resumes and the LS_GD turns on again.




図 10-17. Current Limit With External MOSFET

図 10-18. Buck Average Current Limit

As shown in \boxtimes 10-17, TPS25840-Q1 is configured in external FET current limit mode. When short-to-battery occurs on BUS_Connector, the external MOSFET turns off immediately after BUS pin detect over voltage. The FAULT signal assertd after 8-ms deglitch time. See Figure 11-28. With Back-to-back FET, the TPS2583x-Q1 can withstand short-to-battery event even when Vin is off. TI recommends a 10- Ω 0805 resistor between BUS pin and BUS Connector.

As shown in 🗵 10-18, TPS25840-Q1 is configured in buck average current limit mode. When short-to-battery occurs on BUS_Connector, the buck regulator stops switching after CSN/OUT pin detect overvoltage. The



 $\overline{\text{FAULT}}$ signal also asserts after 8-ms deglitch time. TI recommends a 100-Ω 0805 resistor between BUS pin and BUS_Connector in buck average current limit mode.

10.3.11.2 DP_IN and DM_IN Protection

DP_IN and DM_IN protection consists of IEC ESD and overvoltage protection.

The DP_IN and DM_IN pins integrate an IEC ESD cell to provide ESD protection up to ±15-kV air discharge and ±8-kV contact discharge per IEC 61000-4-2 (for test conditions, see the *ESD Ratings* section). The IEC ESD performance of the TPS2584x-Q1 device depends on the capacitance connected from BUS pin to GND. TI recommends placing a A 0.22-µF capacitor close to the BUS pin


The ESD stress seen at DP_IN and DM_IN is impacted by many external factors like the parasitic resistance and inductance between ESD test points and the DP_IN and DM_IN pins. For air discharge, the temperature and humidity of the environment can cause some difference, so the IEC performance must always be verified in the end-application circuit.

Overvoltage protection (OVP) is provided for short-to-V_{BUS} or short-to-battery conditions in the vehicle harness, preventing damage to the upstream USB transceiver or hub. When the voltage on DP_IN or DM_IN exceeds 3.9 V (typical), the TPS25840-Q1 device immediately turns off DP/DM switch and responds to block the high-voltage reverse connection to DP_OUT and DM_OUT. FAULT signal asserts after 8-ms deglitch time. See Figure 11-30.

For DP_IN and DM_IN, when OVP is triggered, the device turns on an internal discharge path with 416-k Ω resistance to ground. On removal of the overvoltage condition, the pin automatically turns off this discharge path and returns to normal operation by turning on the previously affected analog switch.

10.3.12 Cable Compensation

When a load draws current through a long or thin wire, there is an IR drop that reduces the voltage delivered to the load. Cable droop compensation linearly increases the voltage at the CSN/OUT pin of TPS2584x-Q1 as load current increases with the objective of maintaining V_{BUS_CON} (the bus voltage at the USB connector) at 5 V, regardless of load conditions. Most portable devices charge at maximum current when 5 V is present at the USB connector. \boxtimes 10-19 provides an example of resistor drops encountered when designing an automotive USB system with a remote USB connector location.



 $R(wire) = R(pcb1_VBUS) + R(conn1_VBUS) + R(cable_VBUS) + R(conn2_VBUS) + R(pcb2_VBUS) + R(USBconn_VBUS) + R(USBconn_GND) + R(pcb2_GND) + R(conn2_GND) + R(cable_GND) + R(conn1_GND) + R(pcb1_GND) +$

図 10-19. Automotive USB Resistances




図 10-20. Voltage Drop

The TPS2584x-Q1 detects the load current and increases the voltage at the CSN/OUT pin to compensate the IR drop in the charging path according to the gain set by the R_{SNS} , R_{SET} , and R_{IMON} resistors as described in R_{SNS} , R_{SET} , R_{ILIMIT} , and R_{IMON} .

The amount of cable droop compensation required can be estimated by the following equation: $\Delta V_{OUT} = (R_{SNS} + R_{DSON_NFET} + R_{WIRE}) I_{BUS} \times R_{IMON}$ is then chosen by $R_{IMON} = (\Delta V_{OUT} \times R_{SET} \times 2) / (I_{BUS} \times R_{SNS})$, Where ΔV_{OUT} is the desired cable droop compensation voltage at full load.

In most cases, the recommended voltage across R_{SNS} must be 50 mV. See the R_{SNS} , R_{SET} , R_{ILIMIT} , and R_{IMON} section. In type-C application, typical R_{IMON} resistors value are listed in $\frac{1}{8}$ 10-3 given the condition full load current = 3 A, R_{SNS} = 15 m Ω and R_{SET} = 300 Ω .

表 10-3. Setting the Cable Compensation Voltage with R_{IMON}

Cable Compensation Voltage at 3-A Full Load (V)	R _{IMON} (kΩ)
0.3	4.02
0.6	8.06
0.9	12.1
1.2	16.2
1.5	20

Note

The maximum cable compensation voltage in TPS2584x-Q1 is 1.5 V.

10.3.12.1 Cable Compensation Design Example

To start the procedure, the R_{SNS} , $R_{DSON\ NFET}$ and wire resistance R_{WIRE} must be known.

- 1. Determine R_{SNS} to achieve 50 mV at full current. For 3.3 A (3-A load current plus at approximately 10% for overcurrent threshold). R_{SNS} = (0.05 V / 3.3 A) = 15 m Ω .
- 2. $R_{DSON NFET} = 50 \text{ m}\Omega$
- 3. $R_{WIRE} = 200 \text{ m}\Omega$
- 4. $\Delta V_{OUT} = (R_{SNS} + R_{DSON_NFET} + R_{WIRE}) \times I_{BUS} = (0.015 + 0.05 + 0.2) \times 3 = 0.795 \text{ V}$
- 5. Choose $R_{SFT} = 300 \Omega$
- 6. $R_{IMON} = (\Delta V_{OUT} * R_{SET} \times 2) / (I_{BUS} \times R_{SNS}) = (0.795 \times 300 \times 2) / (3 \times 0.015) = 10.6 \text{ k}\Omega$

10.3.13 USB Port Control

The TPS25840-Q1 and TPS25842-Q1 include DP_IN, DM_IN pins for automatic or host facilitated USB port power management of a Type-A downstream facing connector. For details on configuring the TPS2584x-Q1, see *Device Functional Modes*.

10.3.14 FAULT Response

The device features an active-low, open-drain fault output. Connect a 100-k Ω pullup resistor from FAULT to VCC or other suitable I/O voltage. FAULT can be left open or tied to GND when not used.

表 10-4 summarizes the conditions that generate a fault and actions taken by the device.

表 10-4. Fault and Warning Conditions	表 10-4.	Fault and	Warning	Conditions
--------------------------------------	---------	-----------	---------	-------------------

EVENT	CONDITION	ACTION
Overcurrent on OUT	NFET or Buck average current limit implemented. See <i>Current Limit Sensing using R_{ILIMIT}</i> . I _{CSN/OUT} > programmed I _{SNS} .	The device regulates current at I _{SNS} either by external NFET or by the buck regulator control loop. When current limiting by external NFET, there is NO fault indicator assertion under minor overload conditions. When current limiting by buck average current, there is NO fault indicator assertion under minor overload conditions. Hard shorts during average buck current limiting can trigger buck hiccup operation. The FAULT indicator asserts immediately after N _{OC} cycles in and persists for T _{OC} as specified in <i>Cycle-by-Cycle Buck Current Limit</i> .
Overvoltage on BUS	V _{BUS} > V _{BUS_OV}	The device turns on the BUS discharge path in the event of an overvoltage conditions and turns off the LS_GD immediately. The FAULT indicator asserts and de-asserts with an 8-ms deglitch.
Overvoltage on the data lines	DP_IN or DM_IN > V _{Dx_IN_OV}	The device immediately shuts off the USB data switches. The FAULT indicator asserts and de-asserts with an 8-ms deglitch.

10.3.15 USB Specification Overview

Universal Serial Bus specifications provide critical physical and electrical requirements to electronics manufacturers of USB capable equipment. Adherence to these specifications during product development coupled with standardized compliance testing assures very high degrees of interoperability amongst USB products in the market. Since its inception in the mid 1990s, USB has undergone a number of revisions to enhance utility and extend functionality. For the most up to date standards, please consult the USB Implementers Forum (USB-IF).

All USB ports are capable of providing a 5-V output making them a convenient power source for operating and charging portable devices. USB specification documents outline specific power requirements to ensure interoperability. In general, a USB 2.0 port host port is required to provide up to 500 mA; a USB 3.0 or USB 3.1 port is required to provide up to 900 mA; ports adhering to the USB Battery Charging 1.2 Specification provide up to 1500 mA; and newer Type-C ports can provide up to 3000 mA. Though USB standards governing power requirements exist, some manufacturers of popular portable devices created their own proprietary mechanisms to extend allowed available current beyond the 1500 mA maximum per BC 1.2. While not officially part of the standards maintained by the USB-IF, these proprietary mechanisms are recognized and implemented by manufacturers of USB charging ports.

The TPS2584x-Q1 device supports the most-common USB-charging schemes BC1.2 in popular hand-held media and cellular devices.

The BC1.2 specification includes three different port types:

- Standard downstream port (SDP, supported)
- Charging downstream port (CDP, supported)
- Dedicated charging port (DCP, NOT supported)

BC1.2 defines a charging port as a downstream-facing USB port that provides power for charging portable equipment. Under this definition, CDP and DCP are defined as charging ports.

表 10-5 lists the difference between these port types.

表 10-5. Operating Modes Table

PORT TYPE	SUPPORTS USB2.0 COMMUNICATION	MAXIMUM ALLOWABLE CURRENT DRAWN BY PORTABLE EQUIPMENT (A)
SDP (USB 2.0)	YES	0.5
SDP (USB 3.0 and 3.1)	YES	0.9
CDP	YES	1.5
DCP	NO	1.5

10.3.16 Device Power Pins (IN, CSN/OUT, and PGND)

The IN pins are the input power path to the TPS2584x-Q1 devices. The internal LDO and buck regulator high side switch are supplied from the IN pins. The CSN/OUT pin connects to the negative terminal of the current sense amplifier and the internal voltage feedback network. This pin must be connected to the output LC filter for proper operation. PGND is the power ground return. For optimum performance, ensure the IN pin is properly bypassed to PGND with adequate bulk and high-frequency bypass capacitance located as close to these pins as possible.

10.3.17 Thermal Shutdown

The device has an internal overtemperature shutdown threshold, T_{SD} to protect the device from damage and overall safety of the system. When device temperature exceeds T_{SD} , the LD_GD pin is pulled low, and the buck regulator stops switching. The device attempts to power-up when die temperature decreases by approximately 20° C.

10.4 Device Functional Modes

10.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control for the TPS2584x-Q1. When V_{EN} is below 1.2 V (typical), the device is in shutdown mode. The TPS2584x-Q1 also employs VIN and VCC undervoltage lock out protection. If V_{IN} or V_{CC} voltage is below their respective UVLO level, the regulator is turned off.

10.4.2 Active Mode

The TPS2584x-Q1 is in Active Mode when V_{EN} is above the precision enable threshold, V_{IN} and V_{CC} are above their respective UVLO levels. The simplest way to enable the TPS2584x-Q1 is to connect the EN pin to VIN pin. This connection allows self startup when the input voltage is in the operating range of 3.8 V to 36 V and a UFP detection is made. For details on setting these operating levels, refer to VCC, VCC, UVLO and Enable/UVLO.

In Active Mode, the TPS2584x-Q1 buck regulator operates with Forced Pulse Width Modulation (FPWM), also referred to as Forced Continuous Conduction Mode (FCCM). This operation ensures the buck regulator switching frequency remains constant under all load conditions. FPWM operation provides low output voltage ripple, tight output voltage regulation, and constant switching frequency. Built-in spread-spectrum modulation aids in distributing spectral energy across a narrow band around the switching frequency programmed by the RT/SYNC pin. Under light load conditions the inductor current is allowed to go negative. A negative current limit of I_{L_NEG} is imposed to prevent damage to the regulator's low side FET. During operation the TPS2584x-Q1 synchronized to any valid clock signal on the RT/SYNC input.

10.4.3 Device Truth Table (TT)

The device truth table (表 10-6) lists all valid combinations for the two control pins (CTRL1 and CTRL2). The TPS2584x-Q1 devices monitor the CTRL inputs and transitions to whichever charging mode it is commanded.

DEVICE(S)	CTRL1	CTRL2	CURRENT LIMIT SETTING	USB MODES	BUCK REGULATOR	LS_GD
	0	0	Buck Hiccup Only	Client Mode ⁽¹⁾	ON	OFF
TPS2584x-Q1 0 1	0	1	Buck Hiccup Only	Client Mode ⁽¹⁾	ON	OFF
	1	0	See Current Limit	SDP Mode	ON	
	1	1	Sensing using R _{ILIMIT}	CDP Mode	ON	

表 10-6. Truth Table

10.4.4 USB Port Operating Modes

10.4.4.1 Standard Downstream Port (SDP) Mode — USB 2.0, USB 3.0, and USB 3.1

An SDP is a traditional USB port that follows USB 2.0, USB 3.0 or USB 3.1 protocol. A USB 2.0 SDP supplies a minimum of 500 mA per port and supports USB 2.0 communications. A USB 3.x SDP supplies a minimum of 900 mA per port and supports USB 3.0 or USB 3.1 communications. For both types, the host controller must be active to allow charging.

10.4.4.2 Charging Downstream Port (CDP) Mode

A CDP is a USB port that follows USB BC1.2 and supplies a minimum of 1.5 A per port. A CDP provides power and meets the USB 2.0 requirements for device enumeration. USB-2.0 communication is supported, and the host controller must be active to allow charging. The difference between CDP and SDP is the host-charge handshaking logic that identifies this port as a CDP. A CDP is identifiable by a compliant BC1.2 client device and allows for additional current draw by the client device.

The CDP handshaking process occurs in two steps. During step one, the portable equipment outputs a nominal 0.6-V output on the D+ line and reads the voltage input on the D- line. The portable device detects the connection to an SDP if the voltage is less than the nominal data-detect voltage of 0.3 V. The portable device detects the connection to a CDP if the D- voltage is greater than the nominal data detect voltage of 0.3 V and optionally less than 0.8 V.

⁽¹⁾ TPS2584x-Q1: USB data switches ON during client mode.

The second step is necessary for portable equipment to determine whether the equipment is connected to a CDP or a DCP. The portable device outputs a nominal 0.6-V output on the D– line and reads the voltage input on the D+ line. The portable device concludes the equipment is connected to a CDP if the data line being read remains less than the nominal data detects voltage of 0.3 V. The portable device concludes it is connected to a DCP if the data line being read is greater than the nominal data detect voltage of 0.3 V.

10.4.4.3 Client Mode

The TPS2584x-Q1 device integrates client mode as shown in 🗵 10-21. The external MOSFET power switch is OFF and only the data analog switch is ON. This mode can be used by automotive USB system manufacturers and OEMs for factory-only software programming with the USB port.




図 10-21. Client-mode Equivalent Circuit

10.4.5 High-bandwidth Data-line Switches

The TPS2584x-Q1 device passes the D+ and D- data lines through the device to enable monitoring and handshaking while supporting the charging operation. A wide-bandwidth signal switch allows data to pass through the device without corrupting signal integrity. The data-line switches are turned on in any of the CDP, SDP, or client operating modes. The EN input must be at logic high for the data line switches to be enabled.

For more detailed USB2.0 data line consideration and eye diagram test report, please refer to the *How to Improve USB2.0 Eye Diagram Using Long USB Cable application report*.

Note

- The data switches are ON while in CDP mode, even during CDP handshaking.
- The data line switches are OFF if EN/UVLO is low.
- The data line switches are OFF during External FET Current limit conditions.
- The data switches are only for a USB-2.0 differential pair. In the case of a USB-3.0 host, the superspeed differential pairs must be routed directly to the USB connector without passing through the TPS2584x device.

Copyright © 2022 Texas Instruments Incorporated

11 Application and Implementation

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

11.1 Application Information

The TPS2584x-Q1 is a step down DC-to-DC regulator and USB charge port controller. The TPS2584x-Q1 is typically used in automotive systems to convert a DC voltage from the vehicle battery to 5-V DC with a maximum output current of 3 A. The following design procedure can be used to select components for the TPS2584x-Q1.

11.2 Typical Application

The TPS2584x-Q1 only requires a few external components to convert from a wide voltage range supply to a 5-V output for powering USB devices. 🗵 11-1 shows a basic schematic.




図 11-1. Application Circuit

The integrated buck regulator of TPS2584x-Q1 is internally compensated and optimized for a reasonable selection of external inductance and capacitance. The external components have to fulfill the needs of the application, but also the stability criteria of the device's control loop. 表 11-2 can be used to simplify the output filter component selection.

11.2.1 Design Requirements

To begin the design process, a few parameters must be known:

- Cable compensation: Total resistance including cable resistance, contact resistance of connectors, TPS2584x-Q1 current sense resistor and external NFET r_{DS(on)} (if used). Refer to ☑ 10-19 for examples of resistance in an automotive application.
- The maximum continuous output current for the charging port. The minimum current-limit setting of TPS2584x-Q1 device must be higher than this current.

For this example, use the parameters listed in \pm 11-1 as the input parameters.

表 11-1. Design Example Parameters

PARAMETER	VALUE				
Input Voltage, V _{IN}	13.5-V typical, range from 6 V to 18 V				
Output Voltage, V _{OUT}	5.1 V				
Maximum Output Current I _{OUT(MAX)}	3.0 A				
Transient Response 0.3 A to 3 A	5%				
Output Voltage Ripple	50 mV				
Input Voltage Ripple	400 mV				
Switching Frequency f _{SW}	400 kHz				
Cable Resistance for Cable Compensation	300 mΩ				
Current Limit by Buck Average	3.3 A				

表 11-2. L, and C_{OUT} Typical Values

f _{SW}	V _{OUT} without Cable Compensation	C _{IN} + C _{HF}	L	Current Limit	C _{CSP}	C _{CSN/OUT}	C _{BUS}
400 kHz	5.10 V	1 × 10 µF + 1 × 100 nF	10 µH	Buck Avg	5 × 22 μF	100 nF	1 to 4.7 μF
400 kHz	5.10 V	1 × 10 µF + 1 × 100 nF	10 µH	Ext. NFET	5 × 22 μF	100 nF	1 to 4.7 μF
2100 kHz	5.10 V	1 × 10 μF + 1 × 100 nF	2.2 µH	Buck Avg	2 × 22 µF	100 nF	1 to 4.7 μF

- 1. Inductance value is calculated based on V_{IN} = 18 V.
- 2. All the C_{OUT} values are after derating.

11.2.2 Detailed Design Procedure

11.2.2.1 Output Voltage

The output voltage of TPS2584x-Q1 is internally fixed at 5.10 V. Cable compensation can be used to increase the voltage on the CSN/OUT pin linearly with increasing load current. For more details on output voltage variation versus load current, refer to *Cable Compensation*. If cable compensation is not desired, use a $0-\Omega$ R_{IMON} resistor.

11.2.2.2 Switching Frequency

The recommended switching frequency of the TPS2584x-Q1 is in the range of 300–400 kHz for best efficiency. Choose R_{RT} = 49.9 k Ω for 400-kHz operation. Refer to $\frac{1}{2}$ 10-1 to choose a different switching frequency.

11.2.2.3 Inductor Selection

The most critical parameters for the inductor are the inductance, saturation current and the rated current. The inductance is based on the desired peak-to-peak ripple current Δi_L . Because the ripple current increases with the input voltage, the maximum input voltage is always used to calculate the minimum inductance L_{MIN} . Use Equation 10 to calculate the minimum value of the output inductor. K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current of the device. A reasonable value of K_{IND} must be 20% to 40%. During an instantaneous short or over current operation event, the RMS and peak inductor current can be high. The inductor current rating must be higher than the current limit of the device.

$$\Delta i_{L} = \frac{V_{OUT} \times (V_{IN_MAX} - V_{OUT})}{V_{IN_MAX} \times L \times f_{SW}}$$
(9)

$$L_{MIN} = \frac{V_{IN_MAX} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN_MAX} \times f_{SW}}$$
(10)

In general, choose lower inductance in switching power supplies because it usually corresponds to faster transient response, smaller DCR, and reduced size for more compact designs. But too low of an inductance can generate too large of an inductor current ripple such that over current protection at the full load can be falsely triggered. Too low of an inductance also generates more conduction loss and inductor core loss. Larger inductor current ripple also implies larger output voltage ripple with same output capacitors. With peak current mode control, TI recommends to have a larger inductor current ripple. A larger peak current ripple improves the comparator signal to noise ratio.

For this design example, choose K_{IND} = 0.3, the minimum inductor value is calculated to be 8.7 μ H. Choose the nearest standard 10 μ H ferrite inductor with a capability of 4 A RMS current and 6-A saturation current.

11.2.2.4 Output Capacitor Selection

The value of the output capacitor, and its ESR, determine the output voltage ripple and load transient performance. The output capacitor bank is usually limited by the load transient requirements, rather than the output voltage ripple. Equation 11 can be used to estimate a lower bound on the total output capacitance, and an upper bound on the ESR, required to meet a specified load transient.

$$C_{OUT} \geq \frac{\Delta I_{OUT}}{f_{SW} \cdot \Delta V_{OUT} \cdot K} \cdot \left[\left(1 - D\right) \cdot \left(1 + K\right) + \frac{K^2}{12} \cdot \left(2 - D\right) \right]$$

$$ESR \leq \frac{\left(2+K\right) \cdot \Delta V_{OUT}}{2 \cdot \Delta I_{OUT} \left[1+K+\frac{K^2}{12} \cdot \left(1+\frac{1}{(1-D)}\right)\right]}$$

$$D = \frac{V_{OUT}}{V_{IN}} \tag{11}$$

where

- ΔV_{OUT} = output voltage transient
- ΔI_{OUT} = output current transient
- K = Ripple factor from Inductor Selection

After the output capacitor and ESR have been calculated, Equation 12 can be used to check the peak-to-peak output voltage ripple, V_r .

$$V_{r} \cong \Delta I_{L} \cdot \sqrt{ESR^{2} + \frac{1}{\left(8 \cdot f_{SW} \cdot C_{OUT}\right)^{2}}}$$
(12)

The output capacitor and ESR can then be adjusted to meet both the load transient and output ripple requirements.

For this example, we require a ΔV_{OUT} of ≤ 250 mV for an output current step of $\Delta I_{OUT} = 2.7$ A. Equation 11 gives a minimum value of 86 μ F and a maximum ESR of 0.08 Ω . Assuming a 20% tolerance and a 10% bias de-rating, we arrive at a minimum capacitance of 110 μ F. This can be achieved with a bank of 5 × 22- μ F, 10-V, ceramic capacitors in the 1210 case size. More output capacitance can be used to improve the load transient response. Ceramic capacitors can easily meet the minimum ESR requirements. In some cases an aluminum electrolytic capacitor can be placed in parallel with the ceramics to help build up the required value of capacitance.

In practice, the output capacitor has the most influence on the transient response and loop phase margin. Load transient testing and Bode plots are the best way to validate any given design and must always be completed before the application goes into production. In addition to the required output capacitance, a small ceramic placed on the output can help to reduce high frequency noise. Small case size ceramic capacitors in the range

www.tij.co.jp

of 1 nF to 100 nF can be very helpful in reducing voltage spikes on the output caused by inductor and board parasitics.

The maximum value of total output capacitance must be limited to about 10 times the design value, or 1000 µF, whichever is smaller. Large values of output capacitance can adversely affect the start-up behavior of the regulator as well as the loop stability. If values larger than noted here must be used, then a careful study of startup at full load and loop stability must be performed.

11.2.2.5 Input Capacitor Selection

The TPS2584x-Q1 device requires high frequency input decoupling capacitor(s) and a bulk input capacitor, depending on the application. A high-quality ceramic capacitor type X5R or X7R with sufficient voltage ratings are recommended. To compensate the derating of ceramic capacitors, TI recommends a voltage rating of twice the maximum input voltage. The bulk capacitance selection depends upon a number of factors: long leads from the automotive battery to the IN pin of TPS2584x-Q1, cold or warm engine crank requirements, and so forth. The bulk capacitor is used to dampen voltage spike due to the lead inductance of the cable or the trace. For this design, one 10-µF, 50-V, X7R ceramic capacitors are used. Use a 0.1 µF for high-frequency filtering and place it as close as possible to the device pins. Consider adding additional bulk capacitance for operation through low V_{IN} warm-crank profiles is required by the vehicle OEM.

11.2.2.6 Bootstrap Capacitor Selection

Every TPS2584x-Q1 design requires a bootstrap capacitor (C_{BOOT}). The recommended capacitor is 0.1 µF and rated 10 V or higher. The bootstrap capacitor is located between the SW pin and the BOOT pin. The bootstrap capacitor must be a high-quality ceramic type with an X7R or X5R grade dielectric for temperature stability.

11.2.2.7 VCC Capacitor Selection

The VCC pin is the output of an internal LDO for TPS2584x. The LDO supplies gate charge to the LS buck switch and is the supply to the digital state-machine and analog USB circuitry. To insure stability of the device, place a minimum of 2.2 µF, 10 V, X7R capacitor from this pin to ground. In addition a 0.1-µF high frequency decoupling capacitor is highly recommended.

11.2.2.8 Enable and Under Voltage Lockout Set-Point

The system enable and undervoltage lockout (UVLO) is adjusted using the external voltage divider network of R_{FNT} and R_{FNB}. The EN/UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. The following equations can be used to determine the V_{IN(ON)} and V_{IN(OFF)} levels.

$$R_{ENT} = \left(\frac{V_{IN(ON)}}{V_{EN/UVLO_H}} - 1\right) \times R_{ENB} \tag{13}$$

$$V_{IN(OFF)} = V_{IN(ON)} \times \left(1 - \frac{V_{EN/UVLO_HYS}}{V_{EN/UVLO_H}}\right)$$
(14)

 $V_{IN(ON)} = 6 V$ (user choice)

 $R_{FNB} = 5 k\Omega$ (user choice)

 $R_{ENT} = [(V_{IN(ON)} / (V_{EN/UVLO\ H}) - 1] \times R_{ENB}$

 $R_{ENB} = [(6 \text{ V} / 1.2 \text{ V}) - 1] \times 5 \text{ k}\Omega = 20 \text{ k}\Omega$. Choose standard 20 k Ω .

Therefore $V_{IN(OFF)} = 6 \text{ V} \times [1 - (0.09 \text{ V} / 1.2 \text{ V})] = 5.55 \text{ V}$

11.2.2.9 Current Limit Set-Point

The TPS2584x-Q1 provides an accurate current limit to protect the USB port from overload based upon the values of R_{SNS}, R_{SET} and R_{ILIMIT}. The design process is the same regardless of whether buck average current limiting or external NFET current limiting is chosen. The only difference is the current limit threshold voltage on the ILIMIT pin.

- R_{SNS} is the current sense resistor. The recommended voltage across R_{SNS} under current limit must be
 approximately 50 mV as a compromise between accuracy and power dissipation. For example, if current
 limiting is desired for I_{OUT(MAX)} ≥ 3.3 A, then R_{SNS} = 0.05 V / 3.3 A = 0.01515 Ω. Choose a standard value of
 15 mΩ.
- R_{SET} determines the input current to the transconductance amplifier and current mirror. The amplifier balances the voltage to be equal to that across R_{SNS}. Choose a R_{SET} value to produce an I_{SET} current between 75 –180 μA at the desired I_{OUT(MAX)}. Considering 50 mV across R_{SET}, a value of 300 Ω provides approximately 166 μA of I_{SET} current to the amplifier and mirror circuit. Care must be taken to limit the I_{SET} current below 200 μA to avoid saturating the internal amplifier circuit.
- Buck average current limiting occurs when V_{ILIMIT} = 1 V. R_{ILIMIT} is calculated as 1 V × 300 Ω / [0.5 × (3.3 A × 15 m Ω + 0.7 mV)] = 11.95 k Ω . A standard 11.8 k Ω value is chosen.

11.2.2.10 Cable Compensation Set-Point

From $\frac{1}{2}$ 11-1 the total cable resistance to be accounted for is 300 mΩ.

- 1. From Current Limit Set-Point R_{SNS} and R_{SET} have been determined as 15 m Ω and 300 Ω , respectively.
- 2. $R_{WIRF} = 300 \text{ m}\Omega$
- 3. $\Delta V_{OUT} = (R_{SNS} + R_{WIRE}) \times I_{BUS} = (0.015 + 0.3) \times 3 = 1.0395 \text{ V}$
- 4. $R_{IMON} = (\Delta V_{OUT} \times R_{SET} \times 2) / (I_{BUS} \times R_{SNS}) = (1.0395 \times 300 \times 2) / (3.3 \times 0.015) = 12.6 kΩ$. A standard value of 12.7 kΩ is selected.

11.2.2.11 FAULT Resistor Selection


The $\overline{\text{FAULT}}$ pins are open-drain output flags. The pins can be connected to the TPS2584x-Q1 VCC pin with 100 k Ω resistors, or connected to another suitable I/O voltage supply if actively monitored by a USB HUB or MCU. The pins can be left floating if unused.

Submit Document Feedback


Copyright © 2022 Texas Instruments Incorporated


11.2.3 Application Curves

Unless otherwise specified the following conditions apply: V_{IN} = 13.5 V, f_{SW} = 400 kHz, L = 10 μ H, C_{OUT_CSP} = 66 μ F, C_{OUT_CSN} = 0.1 μ F, C_{BUS} = 1 μ F, T_A = 25 °C.



















12 Power Supply Recommendations

The TPS2584x-Q1 is designed to operate from an input voltage supply range between 6 V and 36 V. This input supply must be able to withstand the maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the TPS2584x-Q1 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the TPS2584x-Q1, additional bulk capacitance can be required in addition to the ceramic input capacitors. The amount of bulk capacitance is not critical, but a 47-μF or 100-μF electrolytic capacitor is a typical choice.

13 Layout

13.1 Layout Guidelines

Layout is a critical portion of good power supply design. The following guidelines help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI. For more detailed EMC design consideration and test report, please see the PCB Layout and Parameters Recommendation for TPS2583X EMC Performance application report.

- 1. Input capacitor: The input bypass capacitor, C_{IN}, must be placed as close as possible to the IN and PGND pins. Grounding for both the input and output capacitors must consist of localized top side planes that connect to the PGND pin and PAD. A combination of different values and packages of capacitors can help improve the EMC performance (for example: 10 μF + 0.1 μF + 2.2 nF). Besides, the distance between the input filter section and the output power section must be at least 15mm to prevent the output high-frequency signal from coupling into the input filter. A 10-μF cap cross V_{IN} and PGND pin on top of SW is suggested for TPS2584x-Q1.
- 2. *V_{CC} bypass capacitor:* Place bypass capacitors for V_{CC} close to the VCC pin and ground the bypass capacitor to device ground.
- 3. Use a ground plane in one of the middle layers as noise shielding and heat dissipation path.
- 4. Connect the thermal pad to the ground plane. The QFN package has a thermal pad (PAD) connection that must be soldered down to the PCB ground plane. This pad acts as a heat-sink connection. The integrity of this solder connection has a direct bearing on the total effective R_{BJA} of the application.
- 5. Make V_{IN}, V_{OUT} and ground bus connections as wide as possible. This action reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- 6. Provide enough PCB area for proper heat sinking. As stated in the section, enough copper area must be used to ensure a low R_{θJA}, commensurate with the maximum load current and ambient temperature. Make the top and bottom PCB layers with 2-ounce copper and no less than one ounce. Use an array of heat-sinking vias to connect the thermal pad (PAD) to the ground plane on the bottom PCB layer. If the PCB design uses multiple copper layers (recommended), thermal vias can also be connected to the inner layer heat-spreading ground planes.
- 7. The SW pin connecting to the inductor must be as short as possible, and just wide enough to carry the load current without excessive heating. Short, thick traces or copper pours (shapes) bring a high current conduction capacity to minimize parasitic resistance, but also cause a larger parasitic capacitance. Thus a balance must be found between smaller parasitic resistance and larger parasitic capacitance. And the current path must be kept straight forward to the inductor, otherwise the L-shaped or T-shaped path makes a sudden change of the impedance which causes signal reflection and impacts the performance of EMC. The output capacitors must be placed close to the V_{OUT} end of the inductor and closely grounded to PGND pin and exposed PAD. Besides, do not punch vias on SW lines. Using shielded inductors or molded inductors to reduce high-frequency radiation.
- 8. Sense and Set Resistors: The R_{SNS} and R_{SET} resistors connect to the current sense amplifier inputs at the CSP and CSN/OUT pins. For best current limit and cable compensation accuracy; short, parallel traces give the best performance. If it is not possible to place R_{SNS} and R_{SET} near the CSP and CSN/OUT pins, TI recommends that the traces from sense resistor be routed in parallel and of similar lengths. A small filter capacitor in parallel with R_{SNS} and a small filter capacitor from CSN/OUT to AGND help decouple noise.
- R_{ILIMIT} and R_{IMON} resistors must be placed as close as possible to the ILIMIT and IMON pins and connected to AGND. If needed, these components can be placed on the bottom side of the PCB with signals routed through small vias.

www.tij.co.jp

- 10. Trace routing of DP_IN, DM_IN, DP_OUT, and DM_OUT: Route these traces as micro-strips with nominal differential impedance of 90 Ω . Minimize the use of vias in the high-speed data lines. Keep the reference GND plane devoid from cuts or splits above the differential pairs to prevent impedance discontinuities.
- 11. FAULT are open-drain outputs. They can be connected to the VCC pin via pull-up resistors. Suggested resistor value is 100 k Ω .
- 12. The area enclosed by current loop of input side and output side must be as small as possible; the area enclosed by the BOOT circuit must be as small as possible.
- 13. Power ground PGND and the signal ground AGND must be separated in the actual PCB layout.

13.2 Ground Plane and Thermal Considerations

TI recommends to use one of the middle layers as a solid ground plane. Ground plane provides shielding for sensitive circuits and traces. Ground plane also provides a guiet reference potential for the control circuitry. The PGND pins must be connected to the ground plane using vias right next to the bypass capacitors. PGND pin is connected to the source of the internal LS switch. The PGND net contains noise at switching frequency and can bounce due to load variations. PGND trace, as well as VIN and SW traces, must be constrained to one side of the ground plane. The other side of the ground plane contains much less noise and must be used for sensitive routes. AGND and PGND must be connected under the QFN package PAD.

TI recommends to provide adequate device heat sinking by using the PAD of the IC as the primary thermal path. Use a minimum 2 row, 2 column "+" array of 12 mil thermal vias to connect the PAD to the system ground plane heat sink. The vias must be evenly distributed under the PAD. Use as much copper as possible, for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top of 2 oz, 1 oz, 2 oz. Four layer boards with enough copper thickness provide low current conduction impedance, proper shielding and lower thermal resistance.

The thermal characteristics of the TPS2584x-Q1 are specified using the parameter, θ_{JA} , which characterize the junction temperature of silicon to the ambient temperature in a specific system. Although the value of θ_{JA} is dependent on many variables, it still can be used to approximate the operating junction temperature of the device. To obtain an estimate of the device junction temperature, one can use the following relationship:

$$T_{I} = P_{D} \times \theta_{IA} + T_{A} \tag{15}$$

where

T_{.I} = Junction temperature is in °C

 $P_D = V_{IN} \times I_{IN} \times (1 - Efficiency) - 1.1 \times I_{OUT}^2 \times DCR$ in Watt

DCR = Inductor DC parasitic resistance in Ω

 θ_{JA} = Junction to ambient thermal resistance of the device in °C/W

T_A = Ambient temperature in °C

 θ_{JA} is highly related to PCB size and layout, as well as environmental factors such as heat sinking and air flow.



13.3 Layout Example




図 13-1. Layout Example

14 Device and Documentation Support

14.1 Documentation Support

14.1.1 Related Documentation

- Texas Instruments, How to Improve USB2.0 Eye Diagram Using Long USB Cable application report
- Texas Instruments, TPS2583x-Q1 and TPS2584x-Q1 Short-to- Battery Application application report
- Texas Instruments, How to Pass MFi Overcurrent Protection Test With USB Charger and Switch Device application report
- Texas Instruments, PCB Layout and Parameters Recommendation for TPS2583X EMC Performance application report

14.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

表	14-1.	. Re	lated	Links
---	-------	------	-------	-------

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS25840-Q1	Click here	Click here	Click here	Click here	Click here
TPS25842-Q1	Click here	Click here	Click here	Click here	Click here

14.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

14.4 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

14.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

14.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

14.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS25840QCWRHBRQ1	Active	Production	VQFN (RHB) 32	5000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T25840
TPS25840QCWRHBRQ1.A	Active	Production	VQFN (RHB) 32	5000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T25840
TPS25840QWRHBRQ1	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	T25840
TPS25840QWRHBRQ1.A	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	T25840
TPS25840QWRHBTQ1	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	T25840
TPS25840QWRHBTQ1.A	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	T25840
TPS25842QCWRHBRQ1	Active	Production	VQFN (RHB) 32	5000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T25842
TPS25842QCWRHBRQ1.A	Active	Production	VQFN (RHB) 32	5000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T25842
TPS25842QWRHBRQ1	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	T25842
TPS25842QWRHBRQ1.A	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	T25842
TPS25842QWRHBTQ1	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	T25842
TPS25842QWRHBTQ1.A	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	T25842

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Jun-2022


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO PI BO Cavity A0

	•
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS25840QCWRHBRQ1	VQFN	RHB	32	5000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS25840QWRHBRQ1	VQFN	RHB	32	3000	330.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2
TPS25840QWRHBTQ1	VQFN	RHB	32	250	180.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2
TPS25842QCWRHBRQ1	VQFN	RHB	32	5000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS25842QWRHBRQ1	VQFN	RHB	32	3000	330.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2
TPS25842QWRHBTQ1	VQFN	RHB	32	250	180.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2



www.ti.com 6-Jun-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS25840QCWRHBRQ1	VQFN	RHB	32	5000	367.0	367.0	35.0
TPS25840QWRHBRQ1	VQFN	RHB	32	3000	367.0	367.0	38.0
TPS25840QWRHBTQ1	VQFN	RHB	32	250	213.0	191.0	35.0
TPS25842QCWRHBRQ1	VQFN	RHB	32	5000	367.0	367.0	35.0
TPS25842QWRHBRQ1	VQFN	RHB	32	3000	367.0	367.0	38.0
TPS25842QWRHBTQ1	VQFN	RHB	32	250	213.0	191.0	35.0

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月