

TPS255x-Q1 高精度車載用可変電流制限パワー・ディストリビューション・スイッチ

1 特長

- AEC-Q100 認定済み
 - デバイス HBM ESD 分類レベル H2
 - デバイス CDM ESD 分類レベル C5
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可能
- USB の電流制限要件に適合
- 電流制限を 500mA ~ 5A (標準値) の間で変更可能
- 4.5A において $\pm 6.5\%$ の電流制限精度
- 高速な短絡応答: 3.5 μ s (標準値)
- 22m Ω のハイサイド MOSFET
- 動作範囲: 2.5 V ~ 6.5 V
- スタンバイ時電源電流: 最大 2 μ A
- ソフト・スタート機能内蔵
- システム・レベルの 15kV および 8kV ESD 耐性
- 安全関連の認定
 - UL 認定 (UL 2367)
 - CB 認定 (IEC 60950)
 - CB 認定 (IEC 62368)

2 アプリケーション

車載用 USB 充電ポート

3 概要

TPS2556-Q1 および TPS2557-Q1 パワー ディストリビューション・スイッチは、重い容量性負荷と短絡に対応するための高精度電流制限または容量を必要とする車載アプリケーションに特化した製品です。これらのデバイスの電流制限スレッシュホールドは、外付け抵抗により 500mA ~ 5A (標準値) の範囲でプログラム可能です。本パワー・スイッチの立ち上がり時間と立ち下がり時間を制御することで、ターンオンまたはターンオフ中の電流サージを最小限に抑えることができます。


TPS2556-Q1 および TPS2557-Q1 デバイスは、出力負荷が電流制限のスレッシュホールドを上回ったときに、定電流モードに切り替わることで出力電流を安全なレベルに制限します。過電流および過熱状態の間、FAULT ロジック出力は LOW にアサートされます。

TPS2511-Q1 または TPS2513A-Q1 と組み合わせて使用することで、今日の一般的なすべての電話とタブレットを充電できる、車載認定済みの低損失 USB 充電ポート・ソリューションを実現できます。

製品情報

発注型番	パッケージ ⁽¹⁾ (1 ページ)	本体サイズ
TPS2556QDRB	S-PVSON (8)	3mm×3mm
TPS2557QDRB	S-PVSON (8)	3mm×3mm

(1) 利用可能なすべてのパッケージについては、このデータシート
の末尾にある注文情報を参照してください。



シングルポート車載用 USB 充電ポートのパワー・スイッチとしての代表的なアプリケーション



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.com で閲覧でき、その内容が常に優先されます。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

English Data Sheet: [SLVSC97](#)

Table of Contents

1 特長	1	9.2 Functional Block Diagram.....	9
2 アプリケーション	1	9.3 Feature Description.....	9
3 概要	1	9.4 Device Functional Modes.....	10
4 Revision History	2	10 Applications and Implementation	12
5 Device Comparison Table	3	10.1 Application Information.....	12
6 Terminal Configuration and Functions	3	10.2 Typical Application, Design for Current Limit.....	12
7 Specifications	3	11 Power Supply Recommendations	17
7.1 Absolute Maximum Ratings.....	3	12 Layout	18
7.2 Handling Ratings.....	4	12.1 Layout Guidelines.....	18
7.3 Recommended Operating Conditions.....	4	12.2 Layout Example.....	18
7.4 Thermal Information.....	4	13 Device and Documentation Support	19
7.5 Electrical Characteristics.....	5	13.1 Related Links.....	19
7.6 Switching Characteristics.....	5	13.2 Trademarks.....	19
7.7 Typical Characteristics.....	6	13.3 Electrostatic Discharge Caution.....	19
8 Parameter Measurement Information	7	13.4 Glossary.....	19
9 Detailed Description	8	14 Mechanical, Packaging, and Orderable Information	20
9.1 Overview.....	8		

4 Revision History

Changes from Revision A (March 2014) to Revision B (September 2020) Page

- 「特長」セクションに、機能安全のリンクと安全関連の認定の項目を追加..... **1**
- 文書全体にわたって表、図、相互参照の採番方法を更新..... **1**


Changes from Revision * (March 2014) to Revision A (March 2014) Page

- 「概要」の部品番号を TPS2511-Q から TPS2511-Q1 に変更..... **1**
- Changed CURRENT LIMIT values in Electrical Characteristics table **5**
- Changed [Equation 1](#) **12**
- Revised [図 10-2](#) graph..... **12**
- Changed [Equation 2](#) **13**
- Changed resistor value from 33.2 kΩ to 33.6 kΩ **13**
- Changed [Equation 3](#) **13**
- Changed [Equation 4](#) **14**
- Changed current-limit threshold from 4 316 mA to 4 406 mA **14**
- Changed values in [表 10-2](#) **14**

5 Device Comparison Table

DEVICE	MAX. OPERATING CURRENT (A)	OUTPUTS	ENABLES	TYPICAL $r_{DS(on)}$ (mΩ)
TPS2556-Q1	5	1	Active-low	22
TPS2557-Q1	5	1	Active-high	22
TPS2561A-Q1	2.5	2	Active-high	44

6 Terminal Configuration and Functions



EN = Active-low for the TPS2556-Q1
EN = Active-high for the TPS2557-Q1

图 6-1. 8-Terminal S-PVSON With Thermal Pad DRB Package (Top View)

Terminal Functions

NAME	TERMINAL		I/O	DESCRIPTION
	TPS2556-Q1	TPS2557-Q1		
EN	4	—	I	Enable input, logic low turns on power switch.
EN	—	4	I	Enable input, logic high turns on power switch.
GND	1	1	—	Ground connection; connect externally to PowerPAD.
IN	2, 3	2, 3	I	Input voltage; connect a 0.1 μ F or greater ceramic capacitor from IN to GND as close to the IC as possible.
FAULT	8	8	O	Active-low open-drain output, asserted during overcurrent or overtemperature conditions.
OUT	6, 7	6, 7	O	Power-switch output.
ILIM	5	5	O	External resistor used to set current-limit threshold; recommended $20 \text{ k}\Omega \leq R_{(ILIM)} \leq 187 \text{ k}\Omega$.
Thermal pad	—	—	—	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect thermal pad to GND terminal externally.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted^{(1) (2)}

	MIN	MAX ⁽²⁾	UNIT
Voltage range on IN, OUT, EN or $\overline{\text{EN}}$, ILIM, FAULT	−0.3	7	V
Voltage range from IN to OUT	−7	7	V
I Continuous output current		Internally limited	
Continuous $\overline{\text{FAULT}}$ sink current		25	mA
ILIM source current		Internally limited	mA
T_J Maximum junction temperature	−40	Internally limited	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltages are referenced to GND unless otherwise noted.

7.2 Handling Ratings

PARAMETER			MIN	MAX	UNIT
T _{stg}	Storage temperature range		−65	150	°C
V _(ESD) ⁽¹⁾	Human-body model (HBM) ESD stress voltage ⁽²⁾		−2	2	kV
	Charged-device model (CDM) ESD stress voltage ⁽³⁾		−750	750	V
	System level ⁽⁴⁾	Contact discharge	−8	8	kV
		Air discharge	−15	15	

(1) Electrostatic discharge (ESD) to measure device sensitivity or immunity to damage caused by assembly-line electrostatic discharges into the device.

(2) The passing level per AEC-Q100 Classification H2.

(3) The passing level per AEC-Q100 Classification C5.

(4) Surges per EN61000-4-2, 1999 applied between USB connection for $V_{(BUS)}$ and ground of the TPS2556EVM (HPA423, replacing TPS2556 with TPS2556-Q1) evaluation module ([SLUU393](#)). These were the test levels, not the failure threshold.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
$V_{(IN)}$	Input voltage, IN		2.5	6.5	V
$V_{(EN)}$	Enable voltage	TPS2556-Q1	0	6.5	V
$V_{(EN)}$		TPS2557-Q1	0	6.5	
V_{IH}	High-level input voltage on EN or $\overline{EN}$		1.1		V
V_{IL}	Low-level input voltage on EN or $\overline{EN}$			0.66	
$I_{(OUT)}$	Continuous output current, OUT		0	5	A
	Continuous FAULT sink current		0	10	mA
T_J	Operating junction temperature		–40	125	°C
$R_{(ILIM)}$	Recommended limit-resistor range		20	187	kΩ

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS2556-Q1, TPS2557-Q1	UNIT
		DRB	
		8 TERMINALS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	41.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	16.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.5	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report ([SPRA953](#)).

7.5 Electrical Characteristics

over recommended operating conditions, $V_{EN} = 0\text{ V}$, or $V_{EN} = V_{IN}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
POWER SWITCH						
r _{DS(on)}	Static drain-source on-state resistance	T _J = 25°C		22	25	mΩ
		−40 °C ≤ T _J ≤ 125°C			35	
ENABLE INPUT EN OR EN						
	Enable terminal turnon or turnoff threshold		0.66		1.1	V
	Hysteresis			55 ⁽²⁾		mV
I _(EN)	Input current	V _(EN) = 0 V or 6.5 V, or V _(EN) = 0 V or 6.5 V	−0.5		0.5	μA
CURRENT LIMIT						
I _{OS}	Current-limit threshold (maximum dc output current I _(OUT) delivered to load) and short-circuit current, OUT connected to GND	R _(ILIM) = 24.9 kΩ	4180	4500	4745	mA
		R _(ILIM) = 61.9 kΩ	1610	1805	1980	
		R _(ILIM) = 100 kΩ	945	1110	1270	
SUPPLY CURRENT						
I _(IN_off)	Supply current, low-level output	V _(IN) = 6.5 V, no load on OUT, V _(EN) = 6.5 V or V _(EN) = 0 V		0.1	2.5	μA
I _(IN_on)	Supply current, high-level output	V _(IN) = 6.5 V, no load on OUT	R _(ILIM) = 24.9 kΩ	95	120	μA
			R _(ILIM) = 100 kΩ	85	110	μA
I _(REV)	Reverse leakage current	V _(OUT) = 6.5 V, V _{IN} = 0 V		0.01	1	μA
UNDERVOLTAGE LOCKOUT						
V _(UVLO)	Low-level input voltage, IN	V _(IN) rising		2.35	2.45	V
	Hysteresis, IN			35 ⁽²⁾		mV
FAULT FLAG						
V _{OL}	Output low voltage, FAULT	I _(FAULT) = 1 mA		180		mV
	Off-state leakage	V _(FAULT) = 6.5 V			1	μA
	FAULT deglitch	FAULT assertion or de-assertion due to overcurrent condition	6	9	13	ms
THERMAL SHUTDOWN						
T _(OTSD2)	Thermal shutdown threshold		155			°C
T _(OTSD)	Thermal shutdown threshold in current-limit		135			°C
	Hysteresis			20 ⁽²⁾		°C


- (1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.
- (2) These parameters are provided for reference only, and do not constitute part of TI's published specifications for purposes of TI's product warranty.

7.6 Switching Characteristics


			MIN	TYP	MAX	UNIT
t_r	Rise time, output	$V_{IN} = 6.5\text{ V}$	2	3	4	ms
		$V_{IN} = 2.5\text{ V}$	1	2	3	
t_f	Fall time, output	$V_{IN} = 6.5\text{ V}$	0.6	0.8	1.0	
		$V_{IN} = 2.5\text{ V}$	0.4	0.6	0.8	
t_{on}	Turnon time	$C_L = 1\text{ }\mu\text{F}$, $R_L = 100\text{ }\Omega$, (see Figure 8-1)			9	ms
t_{off}	Turnoff time				6	ms
$t_{(IOS)}$	Response time to short circuit	$V_{(IN)} = 5\text{ V}$ (see Figure 8-2)		3.5 ⁽¹⁾		μs

- (1) These parameters are provided for reference only, and do not constitute part of TI's published specifications for purposes of TI's product warranty.


7.7 Typical Characteristics



7-1. UVLO – Undervoltage Lockout – V




7-2. I_{IN} – Supply Current, Output Disabled – nA




$R_{(ILIM)} = 24.9 \text{ k}\Omega$

7-3. I_{IN} – Supply Current, Output Enabled – μA




$R_{(ILIM)} = 24.9 \text{ k}\Omega$

7-4. I_{IN} – Supply Current, Output Enabled – μA




7-5. MOSFET $r_{DS(on)}$ Versus Junction Temperature




$R_{(ILIM)} = 100 \text{ k}\Omega$

7-6. Switch Current Versus Drain-Source Voltage Across Switch



$R_{(ILIM)} = 61.9 \text{ k}\Omega$

Figure 7-7. Switch Current Versus Drain-Source Voltage Across Switch



$R_{(ILIM)} = 24.9 \text{ k}\Omega$

Figure 7-8. Switch Current Versus Drain-Source Voltage Across Switch

8 Parameter Measurement Information




Figure 8-1. Test Circuit and Voltage Waveforms





Figure 8-2. Response Time to Short-Circuit Waveform




✎ 8-3. Output Voltage Versus Current-Limit Threshold

9 Detailed Description

9.1 Overview

The TPS2556-Q1 and TPS2557-Q1 are current-limited, power-distribution switches using N-channel MOSFETs for applications that might encounter short circuits or heavy capacitive loads. This device allows the user to program the current-limit threshold between 500 mA and 5 A (typical) via an external resistor. This device incorporates an internal charge pump and the gate-drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.5 V and requires little supply current. The driver controls the gate voltage of the power switch. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges and provides built-in soft-start functionality. The TPS2556-Q1 and TPS2557-Q1 family limits the output current to the programmed current-limit threshold I_{OS} during an overcurrent or short-circuit event by reducing the charge-pump voltage driving the N-channel MOSFET and operating it in the linear range of operation. The result of limiting the output current to I_{OS} reduces the output voltage at OUT by no longer fully enhancing the N-channel MOSFET.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Overcurrent Conditions

The TPS2556-Q1 and TPS2557-Q1 devices respond to overcurrent conditions by limiting their output current to I_{OS} . On detecting an overcurrent condition, the device maintains a constant output current, and the output voltage reduces accordingly. Two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present on a powered-up and enabled device. With the output voltage held near zero potential with respect to ground, the TPS2556-Q1 or TPS2557-Q1 device ramps the output current to I_{OS} . The TPS2556-Q1 and TPS2557-Q1 devices limit the current to I_{OS} until removal of the overload condition or until the device begins to cycle thermally.

The second condition is when a short circuit, partial short circuit, or transient overload occurs while the device is enabled and powered on. The device responds to the overcurrent condition within time $t_{(IOS)}$ (see [Figure 8-2](#)). Overdriving the current-sense amplifier during this time and momentarily disables the internal N-channel MOSFET. The current-sense amplifier recovers and ramps the output current to I_{OS} . Similar to the previous case, the TPS2556-Q1 and TPS2557-Q1 devices limit the current to I_{OS} until removal of the overload condition or until the device begins to cycle thermally.

The TPS2556-Q1 and TPS2557-Q1 cycle thermally if an overload condition is present long enough to activate thermal limiting in any of the above cases. The device turns off when the junction temperature exceeds 135°C (minimum) while in current limit. The device remains off until the junction temperature cools 20°C (typical) and then restarts. The TPS2556-Q1 and TPS2557-Q1 cycle on and off until removal of the overload (see [Figure 10-7](#)).

9.3.2 FAULT Response

Assertion (active-low) of the $\overline{\text{FAULT}}$ open-drain output occurs during an overcurrent or overtemperature condition. The TPS2556-Q1 and TPS2557-Q1 devices assert the $\overline{\text{FAULT}}$ signal until removal of the fault condition and the resumption of normal device operation. Design of the TPS2556-Q1 and TPS2557-Q1 devices eliminates false $\overline{\text{FAULT}}$ reporting by using an internal delay (9-ms typical) deglitch circuit for overcurrent conditions without the need for external circuitry. This avoids accidental $\overline{\text{FAULT}}$ assertion due to normal operation, such as starting into a heavy capacitive load. The deglitch circuitry delays entering and leaving current-limit-induced fault conditions. Deglitching of the $\overline{\text{FAULT}}$ signal does not occur when an overtemperature condition disables the MOSFET, but does occur after the device has cooled and begins to turn on. This unidirectional deglitch prevents $\overline{\text{FAULT}}$ oscillation during an overtemperature event.

9.3.3 Thermal Sense

The TPS2556-Q1 and TPS2557-Q1 devices self-protect by using two independent thermal sensing circuits that monitor the operating temperature of the power switch and disable operation if the temperature exceeds recommended operating conditions. The TPS2556-Q1 and TPS2557-Q1 devices operate in constant-current mode during an overcurrent condition, which increases the voltage drop across power switch. The power

dissipation in the package is proportional to the voltage drop across the power switch, which increases the junction temperature during an overcurrent condition. The first thermal sensor (OTSD) turns off the power switch when the die temperature exceeds 135°C (min) and the part is in current limit. Hysteresis is built into the thermal sensor, and the switch turns on after the device has cooled approximately 20°C.

The TPS2556-Q1 and TPS2557-Q1 devices also have a second thermal sensor (OTSD2). This thermal sensor turns off the power switch when the die temperature exceeds 155°C (minimum) regardless of whether the power switch is in current limit, and turns on the power switch after the device has cooled approximately 20°C. The TPS2556-Q1 and TPS2557-Q1 devices continue to cycle off and on until the fault is removed.

9.4 Device Functional Modes

9.4.1 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted on-and-off cycling due to input voltage droop during turnon.

9.4.2 Enable ($\overline{\text{EN}}$ OR EN)

The logic enable controls the power switch and device supply current. The supply current is reduced to less than 2 μA when a logic high is present on $\overline{\text{EN}}$ or when a logic low is present on EN. A logic low input on $\overline{\text{EN}}$ or a logic high input on EN enables the driver, control circuits, and power switch. The enable input is compatible with both TTL and CMOS logic levels.

9.4.3 Auto-Retry Functionality

Some applications require that an overcurrent condition disable the device momentarily during a fault condition and re-enables it after a preset time. This *auto-retry* functionality can be implemented with an external resistor and capacitor. During a fault condition, $\overline{\text{FAULT}}$ pulls EN low. Pulling EN below the turnoff threshold disables the part is disabled, and $\overline{\text{FAULT}}$ goes into the high-impedance state, allowing C_{RETRY} to begin charging. The device re-enables when the voltage on EN reaches the turnon threshold. The resistor-capacitor time constant determines the auto-retry time. The device continues to cycle in this manner until removal of the fault condition.




FIG 9-1. Auto-Retry Functionality

Some applications require auto-retry functionality and the ability to enable and disable with an external logic signal. FIG 9-2 shows how an external logic signal can drive EN through R_{FAULT} and maintain auto-retry functionality. The resistor-capacitor time constant determines the auto-retry time-out period.




FIG 9-2. Auto-Retry Functionality With External EN Signal

9.4.4 Two-Level Current-Limit Circuit

Some applications require different current-limit thresholds depending on external system conditions. FIG 9-3 shows an implementation for an externally controlled, two-level current-limit circuit. The current-limit threshold is set by the total resistance from ILIM to GND (see [Programming the Current-Limit Threshold](#)). A logic-level input enables and disables MOSFET Q1 and changes the current-limit threshold by modifying the total resistance from ILIM to GND. One can use additional MOSFET and resistor combinations in parallel with Q1 and R2 to increase the number of additional current-limit levels.

CAUTION

Never drive ILIM directly with an external signal.




FIG 9-3. Two-Level Current-Limit Circuit

10 Applications and Implementation

10.1 Application Information

The devices are current-limited, power-distribution switches. They limit the output current to I_{OS} when encountering short circuits or heavy capacitive loads.

10.2 Typical Application, Design for Current Limit

The use of the TPS2556-Q1 and TPS2557-Q1 devices is as a power switch to limit the output current. **FAULT** is an open drain pulled high to $V_{(IN)}$ with a resistor, a host can use to monitor overcurrent or thermal shutdown.




图 10-1. Application Schematic for Current Limit, TPS2556-Q1

10.2.1 Design Requirements

For this design example, use the following as the input parameters.

表 10-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	5 V
Minimum current limit	3 A
Maximum current limit	5 A

10.2.2 Detailed Design Procedure

10.2.2.1 Determine Design Parameters

Beginning the design process requires deciding on a few parameters. The designer must know the following:

- Input voltage
- Minimum current limit
- Maximum current limit

10.2.2.2 Programming the Current-Limit Threshold

The overcurrent threshold is user-programmable via an external resistor. The TPS2556-Q1 and TPS2557-Q1 devices use an internal regulation loop to provide a regulated voltage on the ILIM terminal. The current-limit threshold is proportional to the current sourced out of ILIM. The recommended 1% resistor range for R_{ILIM} is $20\text{ k}\Omega \leq R_{ILIM} \leq 187\text{ k}\Omega$ to ensure stability of the internal regulation loop. Many applications require that the minimum current limit be above a certain current level or that the maximum current limit be below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for R_{ILIM} . The following equations approximate the resulting overcurrent threshold for a given value of external resistor R_{ILIM} . Consult the [Electrical Characteristics](#) table for specific current-limit settings. The traces routing the R_{ILIM} resistor to the TPS2556-Q1 and TPS2557-Q1 devices should be as short as possible to reduce parasitic effects on the current-limit accuracy.

$$\begin{aligned} I_{OS(max)}(mA) &= \frac{101\,810\,V}{R_{(ILIM)}^{0.9538}\,k\Omega} \\ I_{OS(nom)}(mA) &= \frac{113\,849\,V}{R_{(ILIM)}^{1.0049}\,k\Omega} \\ I_{OS(min)}(mA) &= \frac{125\,477\,V}{R_{(ILIM)}^{1.058}\,k\Omega} \end{aligned} \quad (1)$$




FIG 10-2. Current-Limit Threshold versus $R_{(ILIM)}$

10.2.2.3 Selecting Current-Limit Resistor 1

Some applications require that current limiting not occur below a certain threshold. For this example, assume that 3 A must be delivered to the load so that the minimum desired current-limit threshold is 3 000 mA. Use the I_{OS} equations and [FIG 10-2](#) to select $R_{(ILIM)}$.

$$\begin{aligned} I_{OS(min)}(mA) &= 3\,000\,mA \\ I_{OS(min)}(mA) &= \frac{125\,477\,V}{R_{(ILIM)}^{1.058}\,k\Omega} \\ R_{(ILIM)}(k\Omega) &= \left(\frac{125\,477\,V}{I_{OS(min)}\,mA} \right)^{\frac{1}{1.058}} \\ R_{(ILIM)}(k\Omega) &= 34\,k\Omega \end{aligned} \quad (2)$$

Select the closest 1% resistor less than the calculated value: $R_{(ILIM)} = 33.6\,k\Omega$. This sets the minimum current-limit threshold at 3 000 mA. Use the I_{OS} equations, [FIG 10-2](#), and the previously calculated value for $R_{(ILIM)}$ to calculate the maximum resulting current-limit threshold.

$$\begin{aligned} R_{ILIM}(k\Omega) &= 33.6\,k\Omega \\ I_{OS(max)}(mA) &= \frac{101\,810\,V}{R_{(ILIM)}^{0.9538}\,k\Omega} \\ I_{OS(max)}(mA) &= \frac{101\,810\,V}{33.6^{0.9538}\,k\Omega} \\ I_{OS(max)}(mA) &= 3\,564\,mA \end{aligned} \quad (3)$$

The resulting maximum current-limit threshold is 3 564 mA with a 33.6-kΩ resistor.

10.2.2.4 Selecting Current-Limit Resistor 2

Some applications require that current limiting must occur below a certain threshold. For this example, assume that the desired upper current-limit threshold must be below 5,000 mA to protect an upstream power supply. Use the I_{OS} equations and [Figure 10-2](#) to select $R_{(ILIM)}$.

$$\begin{aligned}
 I_{OS(max)}(mA) &= 5\,000\text{ mA} \\
 I_{OS(max)}(mA) &= \frac{101\,810\text{ V}}{R_{(ILIM)}^{0.9538}\text{ k}\Omega} \\
 R_{(ILIM)}(k\Omega) &= \left(\frac{101\,810\text{ V}}{I_{OS(max)}\text{ mA}} \right)^{\frac{1}{0.9538}} \\
 R_{(ILIM)}(k\Omega) &= 23.6\text{ k}\Omega
 \end{aligned} \tag{4}$$

Select the closest 1% resistor greater than the calculated value: $R_{(ILIM)} = 23.7\text{ k}\Omega$. This sets the maximum current-limit threshold at 5 000 mA. Use the I_{OS} equations, [Figure 10-2](#), and the previously calculated value for R_{ILIM} to calculate the minimum resulting current-limit threshold.

$$\begin{aligned}
 R_{(ILIM)}(k\Omega) &= 23.7\text{ k}\Omega \\
 I_{OS(min)}(mA) &= \frac{125\,477\text{ V}}{R_{(ILIM)}^{1.058}} \\
 I_{OS(min)}(mA) &= \frac{125\,477\text{ V}}{23.7^{1.058}} \\
 I_{OS(min)}(mA) &= 4\,406\text{ mA}
 \end{aligned} \tag{5}$$

The resulting minimum current-limit threshold is 4 406 mA with a 23.7-k Ω resistor.

10.2.2.5 Accounting for Resistor Tolerance

The previous sections described the selection of R_{ILIM} given certain application requirements and the importance of understanding the current-limit threshold tolerance. The analysis focused only on the TPS2556-Q1 and TPS2557-Q1 device performance and assumed an exact resistor value. However, resistors sold in quantity are not exact and are bounded by an upper and lower tolerance centered around a nominal resistance. The additional R_{ILIM} resistance tolerance directly affects the current-limit threshold accuracy at a system level. The following table shows a process that accounts for worst-case resistor tolerance assuming 1% resistor values. Step one follows the selection process outlined in the foregoing application examples. Step two determines the upper and lower resistance bounds of the selected resistor. Step three uses the upper and lower resistor bounds in the I_{OS} equations to calculate the threshold limits. It is important to use tighter tolerance resistors, for example 0.5% or 0.1%, when precision current limiting is desirable.

表 10-2. Common R_{ILIM} Resistor Selections

Desired Nominal Current Limit (mA)	Ideal Resistor (kΩ)	Closest 1% Resistor (kΩ)	Resistor Tolerance		Actual Limits		
			1% low (kΩ)	1% high (kΩ)	I _{OS} MIN (mA)	I _{OS} NOM (mA)	I _{OS} MAX (mA)
750	148.1	147	145.5	148.5	632	756	881
1000	111.3	110	108.9	111.1	859	1011	1161
1250	89.1	88.7	87.8	89.6	1079	1256	1426
1500	74.3	75	74.3	75.8	1289	1486	1673
1750	63.7	63.4	62.8	64.0	1540	1760	1964
2000	55.8	56.2	55.6	56.8	1749	1986	2203
2250	49.6	49.9	49.4	50.4	1983	2238	2468
2500	44.7	44.2	43.8	44.6	2255	2528	2770
2750	40.7	40.2	39.8	40.6	2493	2781	3033
3000	37.3	37.4	37.0	37.8	2691	2991	3249
3250	34.4	34.8	34.5	35.1	2904	3215	3480
3500	32.0	31.6	31.3	31.9	3216	3542	3816
3750	29.9	30.1	29.8	30.4	3386	3720	3997
4000	28.0	28	27.7	28.3	3655	4000	4282
4250	26.4	26.1	25.8	26.4	3937	4293	4579
4500	24.9	24.9	24.7	25.1	4138	4501	4789
4750	23.6	23.7	23.5	23.9	4360	4730	5020
5000	22.4	22.6	22.4	22.8	4585	4961	5253
5250	21.4	21.5	21.3	21.7	4834	5216	5509
5500	20.4	20.5	20.3	20.7	5083	5472	5765

10.2.2.6 Power Dissipation and Junction Temperature

The low on-resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The following analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system-level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices that dissipate power. Good thermal design practice must include all system-level factors in addition to individual component analysis.

Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from the typical characteristics graph. Using this value, calculate the power dissipation by:

$$P_D = r_{DS(on)} \times I_{OUT}^2$$

where:

P_D = Total power dissipation (W)

$r_{DS(on)}$ = Power-switch on-resistance (Ω)

$I_{(OUT)}$ = Maximum current-limit threshold (A)

This step calculates the total power dissipation of the N-channel MOSFET.

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

where:


T_A = Ambient temperature (°C)

$R_{\theta JA}$ = Thermal resistance ($^{\circ}\text{C}/\text{W}$)


 P_D = Total power dissipation (W)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the *refined* $r_{DS(on)}$ from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance $R_{\theta JA}$, and thermal resistance is highly dependent on the individual package and board layout. The [Thermal Information table](#) lists thermal resistances of the device that one can use to help calculate the thermal performance of the board design.


10.2.3 Application Curves




10-3. Turnon Delay and Rise Time




10-4. Turnoff Delay and Fall Time



10-5. Device Enabled Into Short Circuit



10-6. Full-Load to Short-Circuit Transient Response



10-7. Short-Circuit to Full-Load Recovery Response

11 Power Supply Recommendations

Design of the devices is for operation from an input voltage supply range of 2.5 V to 6.5 V. The current capability of the power supply should exceed the maximum current limit of the power switch.

12 Layout

12.1 Layout Guidelines

- For all applications, TI recommends a 0.1-μF or greater ceramic bypass capacitor between IN and GND as close to the device as possible for local noise decoupling. This precaution reduces ringing on the input due to power-supply transients. The application may require additional input capacitance on the input to prevent voltage overshoot from exceeding the absolute-maximum voltage of the device during heavy transient conditions.
- Output capacitance is not required, but TI recommends placing a high-value electrolytic capacitor on the output pin when there is an expectation of large transient currents on the output.
- The traces routing the R_{ILIM} resistor to the device should be as short as possible to reduce parasitic effects on the current limit accuracy.
- Connect the thermal pad directly to PCB ground plane using wide and short copper trace.

12.2 Layout Example




图 12-1. TPS2556-Q1 and TPS2557-Q1 Board Layout

13 Device and Documentation Support

13.1 Related Links

The following table lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 13-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS2556-Q1	Click here	Click here	Click here	Click here	Click here
TPS2557-Q1	Click here	Click here	Click here	Click here	Click here

13.2 Trademarks

すべての商標は、それぞれの所有者に帰属します。

13.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.4 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following packaging information and addendum reflect the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS2556QDRBRQ1	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2556Q
TPS2556QDRBRQ1.A	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2556Q
TPS2556QDRBTQ1	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2556Q
TPS2556QDRBTQ1.A	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2556Q
TPS2557QDRBRQ1	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2557Q
TPS2557QDRBRQ1.A	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2557Q
TPS2557QDRBTQ1	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2557Q
TPS2557QDRBTQ1.A	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2557Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2556-Q1, TPS2557-Q1 :

- Catalog : [TPS2556](#), [TPS2557](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2556QDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2556QDRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2557QDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2557QDRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2556QDRBRQ1	SON	DRB	8	3000	346.0	346.0	33.0
TPS2556QDRBTQ1	SON	DRB	8	250	210.0	185.0	35.0
TPS2557QDRBRQ1	SON	DRB	8	3000	346.0	346.0	33.0
TPS2557QDRBTQ1	SON	DRB	8	250	210.0	185.0	35.0

DRB 8

GENERIC PACKAGE VIEW



VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203482/L



4218876/A 12/2017


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


DRB0008B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218876/A 12/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRB0008B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
81% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218876/A 12/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月