















**TPS2412, TPS2413** 

JAJS365D - JANUARY 2007-REVISED OCTOBER 2019

# TPS241x N+1 および OR 接続電力レール・コントローラ

# 1 特長

- N+1 および OR 接続用の外部 FET を制御
- 広い電源電圧範囲:3V~16.5V
- 0.8V~16.5V のバスを制御
- リニアまたはオン/オフ制御方式
- N チャネル MOSFET 用の内蔵チャージ・ポンプ
- デバイスの迅速なターンオフによりバスの整合性 を保護
- 活線挿入時の正のゲート制御
- ソフト・ターンオンによりバスの過渡を低減
- 産業用温度範囲:-40℃~85℃
- 8 ピン TSSOP および SOIC パッケージ

# 2 アプリケーション

- ラック・サーバー (ラックマウント)
- ラック・サーバー (ブレード)
- 商用ネットワーク/サーバー PSU (電源)
- バッテリ・バックアップ・ユニット
- テレコム・システム

# 3 概要

TPS2412/13 コントローラは、外部 N チャネル MOSFET と組み合わせることで、順方向電圧の低いダイオードの機能をエミュレートします。TPS2412/13 を使用すると、N+1 構成で複数の電源を共通のバスに接続でき、または複数の冗長化入力電源バスを結合できます。TPS2412 はリニア・ターンオン制御方式を採用しており、TPS2413 はオン/オフ制御方式を採用しています。


TPS2412/13 はサーバーやテレコムなどの広範なシステムに応用できます。これらのアプリケーションは多くの場合、N+1 冗長化電源、冗長化電源バス、またはこれらの両方を使用しています。冗長化電源には、フォルトおよび活線挿入時の逆電流を防止するため、ダイオード OR と等価な機能が必要です。TPS2412/13 と N チャネルMOSFET を使用すると、ショットキー・ダイオードより小さな電力損失でこの機能を実現できます。

#### 製品情報(1)

型番	パッケージ	本体サイズ(公称)
TPS2412、	TSSOP (8) 4.40mm×3.00	
TPS2413	SOIC (8)	3.91mm×4.90mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

### 代表的なアプリケーションの図





	•
н	777
	//

1	特長1		9.3 Feature Description	
2	アプリケーション1		9.4 Device Functional Modes	14
3	概要1	10	Application and Implementation	15
4	改訂履歴 2		10.1 Application Information	15
5	概要(続き)		10.2 Typical Application	15
6	Device Comparison Table 4	11	Power Supply Recommendations	17
7	Pin Configuration and Functions 4		11.1 Recommended Operating Range	17
, 8	Specifications		11.2 V <sub>DD</sub> , BYP, and Powering Options	17
0	•	12	Layout	18
	8.1 Absolute Maximum Ratings		12.1 Layout Guidelines	18
	8.2 ESD Ratings		12.2 Layout Example	19
	8.3 Recommended Operating Conditions	13	デバイスおよびドキュメントのサポート	20
			13.1 関連リンク	20
	8.5 Electrical Characteristics		13.2 コミュニティ・リソース	
	8.6 Dissipation Ratings		13.3 商標	
^	8.7 Typical Characteristics		13.4 静電気放電に関する注意事項	20
9	Detailed Description9		13.5 Glossary	
	9.1 Overview 9	14	メカニカル、パッケージ、および注文情報	
	9.2 Functional Block Diagram 10		ノルールバ・ファーマ、和より仕又情報	20

# 4 改訂履歴

# 



# 5 概要(続き)


正確な電圧センシングとプログラム可能なターンオフ・スレッショルドにより、広範な実装とバス特性に応じて動作をカスタマイズできます。TPS2412/13 は、TPS2410/11 のピン数と機能を減らしたバージョンです。




# 6 Device Comparison Table

	TPS2410	TPS2411	TPS2412	TPS2413
Linear gate control	√		√	
ON/OFF gate control		√		√
Adjustable turnoff threshold	$\checkmark$	√	<b>√</b>	√
Fast comparator filtering	√	√		
Voltage monitoring	√	√		
Enable control	√	√		
Mosfet fault monitoring	√	√		
Status pin	√	√		

# 7 Pin Configuration and Functions





## **Pin Functions**

P	PIN		PIN I/O		DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION			
$V_{DD}$	1	PWR	Input power for the gate drive charge pump and internal controls. V <sub>DD</sub> must be connected to a supply voltage ≥ 3 V.			
RSET	2	I	Connect a resistor to ground to program the turnoff threshold. Leaving RSET open results in a slightly positive $V_{(A-C)}$ turnoff threshold.			
RSVD	3	PWR	This pin must be connected to GND.			
GND	4	PWR	Device ground.			
GATE	5	0	Connect to the gate of the external MOSFET. Controls the MOSFET to emulate a low forward-voltage diode.			
С	6	I	Voltage sense input that connects to the simulated diode cathode. Connect to the MOSFET drain in the typical configuration.			
А	7	I	Voltage sense input that connects to the simulated diode anode. A also serves as the reference for the charge-pump bias supply on BYP. Connect to the MOSFET source in the typical configuration.			
BYP	8	I/O	Connect a storage capacitor from BYP to A to filter the gate drive supply voltage.			



# 8 Specifications

### 8.1 Absolute Maximum Ratings

over operating free-air temperature range, voltage are referenced to GND (unless otherwise noted) (1)

	MIN	MAX	UNIT
A, C, FLTR, V <sub>DD</sub> , voltage	-0.3	18	V
A above C voltage		7.5	V
C above A voltage		18	V
GATE <sup>(2)</sup> , BYP voltage	-0.3	30	V
BYP to A voltage	-0.3	13	V
GATE above BYP <sup>(2)</sup> voltage		0.3	V
RSET <sup>(2)</sup> voltage	-0.3	7	V
GATE short to A or C or GND	Indef	inite	
T <sub>J</sub> Maximum junction temperature	Internally limited		°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 8.2 ESD Ratings

			VALUE	UNIT
V	Floatroatatio diacharga	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 8.3 Recommended Operating Conditions

voltages are referenced to GND (unless otherwise noted)

			MIN	NOM	MAX	UNIT
۸ ۵	Input voltage range TDC2412	$V_{DD} = V_{(C)}$ (1)	3		16.5	V
A, C	Input voltage range TPS2412 $3 \le V_{DD} \le 16.5 \text{ V}$	0.8		16.5	V	
A to C	C Operational voltage				5	V
R <sub>(RSET)</sub>	Resistance range <sup>(2)</sup>		1.5		∞	kΩ
C <sub>(BYP)</sub>	Capacitance Range <sup>(2)</sup> (3)		800	2200	10k	pF
$T_{J}$	Operating junction temperature		-40		125	°C
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

<sup>1)</sup> V<sub>DD</sub> must exceed 3 V to meet gate drive specification

#### 8.4 Thermal Information

			TPS241x		
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	D (SOIC)	UNIT	
		8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	110.3	110.3	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.7	54.7	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	50.9	50.9	°C/W	
ΨЈТ	Junction-to-top characterization parameter	9.2	9.2	°C/W	
ΨЈВ	Junction-to-board characterization parameter	50.4	50.4	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> Voltage should not be applied to these pins.

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> Voltage should not be applied to these pins.

<sup>(3)</sup> Capacitors should be X7R, 20% or better



#### 8.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted) (1)(2)(3)(4)(5)(6)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>(A)</sub> , V <sub>©)</sub> , V <sub>DD</sub>				'		
	V <sub>DD</sub> rising	2.25		2.5	.,	
V <sub>DD</sub> UVLO	Hysteresis		0.25		V	
	I <sub>(A)</sub>  , Gate in active region		0.66	1		
A current	I <sub>(A)</sub> I, Gate saturated high		0.1		mA	
C current	I <sub>©</sub>  , V <sub>(AC)</sub> ≤ 0.1 V			10	μΑ	
N	Worst case, gate in active region		4.25	6	0	
V <sub>DD</sub> current	Gate saturated high		1.2		mA	
TURNON				'		
TPS2412 forward turnon and regulation voltage		7	10	13	mV	
TPS2412 forward turnon / turnoff difference	R <sub>(RSET)</sub> = open		7		mV	
TPS2413 forward turnon voltage		7	10	13	mV	
TURNOFF				'		
	Gate sinks > 10 mA at V <sub>(GATE-A)</sub> = 2 V			_		
E 60 L.L. 10	$V_{(A-C)}$ falling, $R_{(RSET)}$ = open	1	3	5	\/	
Fast turnoff threshold voltage	$V_{(A-C)}$ falling, $R_{(RSET)} = 28.7 \text{ k}\Omega$	-17	-13.25	-10	mV	
	$V_{(A-C)}$ falling, $R_{(RSET)} = 3.24 \text{ k}\Omega$	-170	-142	-114		
Turnoff delay	$V_{(A)} = 12 \text{ V}, V_{(A-C)}: 20 \text{ mV} \rightarrow -20 \text{ mV},$ $V_{(GATE-A)}$ begins to decrease		70		ns	
Turnoff time	$\begin{array}{c} V_{(A)}=12~V,~C_{(GATE\text{-}GND)}=0.01~\mu F,~V_{(A\text{-}C)};\\ 20~mV\rightarrow~-20~mV,~measure~the~period~to\\ V_{(GATE)}=V_{(A)} \end{array}$		130		ns	
GATE						
Cata maritima deina maltana M	V <sub>DD</sub> = 3 V, V <sub>(A-C)</sub> = 20 mV	6	7	8	V	
Gate positive drive voltage, $V_{(GATE-A)}$	5 V ≤ V <sub>DD</sub> ≤ 18 V, V <sub>(A-C)</sub> = 20 mV	9	10.2	12.5	V	
Gate source current	V <sub>(A-C)</sub> = 50 mV, V <sub>(GATE-A)</sub> = 4 V	250	290	350	μΑ	
Soft turnoff sink current (TPS2412)	$V_{(A-C)} = 4 \text{ mV}, V_{(GATE-A)} = 2 \text{ V}$	2	5		mA	
	$V_{(A-C)} = -0.1 \text{ V}$					
Fact toward moderal accuracy.	$V_{(GATE)} = 8 \text{ V}$	1.75	2.35		Α	
Fast turnoff pulsed current, I <sub>(GATE)</sub>	$V_{(GATE)} = 5 V$	1.25	1.75			
	Period	7.5	12.5		μS	
Sustain turnoff current, I <sub>(GATE)</sub>	$V_{(A-C)} = -0.1 \text{ V}, V_{\odot} \le V_{DD}, 3 \text{ V} \le V_{DD} \le 18 \text{ V}, 2 \text{ V} \le V_{(GATE)} \le 18 \text{ V}$	15	19.5		mA	
MISCELLANEOUS						
Thermal shutdown temperature	Temperature rising, T <sub>J</sub>		135		°C	
Thermal hysteresis			10		°C	

 $<sup>\</sup>begin{array}{lll} \text{(1)} & \text{[3 V \leq V_{(A)} \leq 18 \ V \ and \ } V_{\circledcirc}) = V_{DD}] \ \text{or} \ [0.8 \ V \leq V_{(A)} \ \leq 3 \ V \ \text{and} \ 3 \ V \leq V_{\ DD} \ \leq 18 \ V] } \\ \text{(2)} & C_{(BYP)} = 2200 \ \text{pF}, \ R_{(RSET)} = \text{open} \\ \text{(3)} & -40^{\circ}\text{C} \leq T_{\text{J}} \leq 125^{\circ}\text{C} \\ \text{(4)} & \text{Positive currents are into pins} \\ \text{(5)} & \text{Typical values are at } 25^{\circ}\text{C} \\ \end{array}$ 


# 8.6 Dissipation Ratings

PACKAGE	θ <sub>JA</sub> – Low k °C/W	θ <sub>JA</sub> – High k °C/W	POWER RATING High k T <sub>A</sub> = 85°C (mW)
PW (TSSOP)	258	159	250
D (SO)	176	97.5	410

All voltages are with respect to GND.



## 8.7 Typical Characteristics







Figure 1. TPS2412 V<sub>(AC)</sub> Regulation Voltage vs Temperature








Figure 3. Pulsed Gate Sinking Current vs Gate Voltage

Figure 4. Turnon Delay vs V<sub>DD</sub> (Power Applied Until Gate is Active)





Figure 5. V<sub>DD</sub> Current vs V<sub>DD</sub> Voltage (Gate Saturated High)



# **Typical Characteristics (continued)**





# 9 Detailed Description

#### 9.1 Overview

The TPS2412/13 is designed to allow an output ORing in N+1 power supply applications (see Figure 9), and an input-power bus ORing in redundant source applications (see Figure 10). The TPS2412/13 and external MOSFET emulate a discrete diode to perform this unidirectional power combining function. The advantage to this emulation is lower forward voltage drop and the ability to tune the operation.

The TPS2412 turns the MOSFET on with a linear control loop that regulates  $V_{(AC)}$  to 10 mV as shown in Figure 8. With the gate low, and  $V_{(AC)}$  increasing to 10 mV, the amplifier drives GATE high with all available output current until regulation is reached. The regulator controls  $V_{(GATE)}$  to maintain  $V_{(AC)}$  at 10 mV as long as the MOSFET  $r_{DS(on)} \times I_{(DRAIN)}$  is less than this the regulated voltage. The regulator drives GATE high, turning the MOSFET fully ON when the  $r_{DS(on)} \times I_{(DRAIN)}$  exceeds 10 mV; otherwise,  $V_{(GATE)}$  will be near  $V_{(A)}$  plus the MOSFET gate threshold voltage. If the external circuits force  $V_{(AC)}$  below 10 mV and above the programmed fast turnoff, GATE is slowly turned off. GATE is rapidly pulled to ground if  $V_{(AC)}$  falls to the RSET programmed fast turnoff threshold.

The TPS2413 turns the MOSFET on and off like a comparator with hysteresis as shown in Figure 8. GATE is driven high when  $V_{(AC)}$  exceeds 10 mV, and rapidly turned off if  $V_{(AC)}$  falls to the RSET programmed fast turnoff threshold.

System designs should account for the inherent delay between a TPS2412/13 circuit becoming forward biased, and the MOSFET actually turning ON. The delay is the result of the MOSFET gate capacitance charge from ground to its threshold voltage by the 290  $\mu$ A gate current. If there are no additional sources holding the ORed rail voltage up, the MOSFET internal diode will conduct and maintain voltage on the ORed output, but there will be some voltage droop. This condition is analogous to the power source being ORed in this case. The DC-DC converter output voltage droops when its load increases from zero to a high value. Load sharing techniques that keep all ORed sources active solve this condition.




Figure 8. TPS241x Operation

The operation of the two parts is summarized in Table 1.


Table 1. Operation as a Function of V<sub>AC</sub>

	V < TURNOFF	TURNOFF THRESHOLD <sup>(1)</sup> $\leq$ V <sub>AC</sub> $\leq$ 10 mV $V_{(AC)} \text{ FORCED} < 10 \text{ mV} \qquad \qquad (\text{MOSFET} \\ r_{DS(on)} \times I_{LOAD}) \leq 10 \text{ mV}$		
PART	V <sub>(AC)</sub> ≤ TURNOFF THRESHOLD <sup>(1)</sup>			V <sub>(AC)</sub> > 10 mV
TPS2412	Strong GATE pulldown (OFF)	Weak GATE pulldown (OFF)	V <sub>(AC)</sub> regulated to 10 mV	GATE pulled high (ON)
TPS2413	Strong GATE pulldown (OFF)	Depends on previous state (Hysteresis region)		GATE pulled high (ON)

<sup>(1)</sup> Turnoff threshold is established by the value of RSET.



#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

#### 9.3.1 Definitions

The following descriptions refer to the pinout and the functional block diagram.

**A, C:** The A pin serves as the simulated diode anode and the C as the cathode. GATE is driven high when  $V_{(AC)}$  exceeds 10 mV. Both devices provide a strong GATE pulldown when  $V_{(AC)}$  is less than the programmable fast turnoff threshold. The TPS2412 has a soft pulldown when  $V_{(AC)}$  is less than 10 mV but above the fast turnoff threshold.

Several internal comparator and amplifier circuits monitor these two pins. The inputs are protected from excess differential voltage by a clamp diode and series resistance. If C falls below A by more than about 0.7 V, a small current flows out of C. Protect the internal circuits with an external clamp if C can be more than 6 V lower than A.

The internal charge pump output, which provides bias power to the comparators and voltage to drive GATE, is referenced to A. Some charge pump current appears on A due to this topology. The A and C pins should be Kelvin connected to the MOSFET source and drain. A and C connections should also be short and low impedance, with special attention to the A connection. Residual noise from the charge pump can be reduced with a bypass capacitor at A if the application permits.

**BYP:** BYP is the internal charge pump output, and the positive supply voltage for internal comparator circuits and GATE driver. A capacitor must be connected from BYP to A. While the capacitor value is not critical, a 2200-pF ceramic is recommended. Traces to this part must be kept short and low impedance to provide adequate filtering.

#### **CAUTION**

Shorting this pin to a voltage below A damages the TPS241x.



**GATE**: Gate controls the external N channel MOSFET gate. GATE is driven positive with respect to A by a driver operating from the voltage on BYP. A time-limited high current discharge source pulls GATE to GND when the fast turnoff comparator is activated. The high-current discharge is followed by a sustaining pulldown. The turnoff circuits are disabled by the thermal shutdown, leaving a resistive pulldown to keep the gate from floating. The gate connection should be kept low impedance to maximize turnoff current.

**GND:** This is the input supply reference. GND should have a low impedance connection to the ground plane. It carries several Amperes of rapid-rising discharge current when the external MOSFET is turned off, and also carries significant charge pump currents.

**RSET:** A resistor connected from this pin to GND sets the fast  $V_{(A-C)}$  comparator turnoff threshold. The threshold is slightly positive when the RSET pin is left open. Current drawn by the resistor programs the turnoff voltage to increasing negative values. The TPS2413 must have a negative threshold programmed to avoid an unstable condition at light load. The expression for  $R_{(RSET)}$  in terms of the trip voltage,  $V_{(OFE)}$ , follows.

$$R_{(RSET)} = \left(\frac{-470.02}{V_{(OFF)} - 0.00314}\right)$$
(1)

The units of the numerator are (V × V/A).  $V_{(OFF)}$  is positive for  $V_{(A)}$  greater than  $V_{(C)}$ ,  $V_{(OFF)}$  is less than 3 mV, and  $R_{(RSET)}$  is in ohms.

**RSVD:** Connect to ground.

 $V_{DD}$ :  $V_{DD}$  is the primary supply for the gate drive charge pump and other internal circuits. This pin must be connected a source that is 3 V or greater when the external MOSFET is to be turned on.  $V_{DD}$  may be greater or lower than the controlled bus voltage.

A 0.01- $\mu F$  bypass capacitor, or 10- $\Omega$  and a 0.01- $\mu F$  filter, is recommended because charge pump currents are drawn through  $V_{DD}$ .

#### 9.3.2 TPS2412 vs TPS2413 - MOSFET Control Methods

The TPS2412 control method yields several benefits. First, the low-current GATE driver provides a gentle turnon and turnoff for slowly rising and falling input voltage. Second, it reduces the tendency for on/off cycling of a comparator based solution at light loads. Third, it avoids reverse currents if the fast turnoff threshold is left positive. The drawback to this method is that the MOSFET appears to have a high resistance at light load when the regulation is active. A momentary output voltage droop occurs when a large step load is applied from a light-load condition. The TPS2412 is a better solution for a mid-rail bus that is re-regulated.

The TPS2413 turns the MOSFET on if  $V_{(AC)}$  is greater than 10 mV, and the rapid turnoff is activated at the programmed negative threshold. There is no linear control range and slow turnoff. The disadvantage is that the turnoff threshold must be negative (unless a minimum load is always present) permitting a continuous reverse current. Under a dynamic reverse voltage fault, the lower threshold voltage may permit a higher peak reverse current. There are a number of advantages to this control method. Step loads from a light load condition are handled without a voltage droop beyond I  $\times$  R. If the redundant converter fails, applications with redundant synchronous converters may permit a small amount of reverse current at light load to assure that the MOSFET is all ready on. The TPS2413 is a better solution for low-voltage buses that are not re-regulated, and that may see large load steps transients.

These applications recommendations are meant as a starting point, with the needs of specific implementations overriding them.

## 9.3.3 N+1 Power Supply - Typical Connection

The N+1 power supply configuration shown in Figure 9 is used where multiple power supplies are paralleled for either higher capacity, redundancy or both. If it takes N supplies to power the load, adding an extra, identical unit in parallel permits the load to continue operation in the event that any one of the N supplies fails. The supplies are ORed together, rather than directly connected to the bus, to isolate the converter output from the bus when it is plugged-in or fails short. The TPS2412/13 with an external MOSFET emulates the function of the ORing diode.



It is possible for a malfunctioning converter in an ORed topology to create a bus overvoltage if the loading is less than the converter's capacity (for example, N=1). The ORed topology shown cannot protect the bus from this condition, even if the ORing MOSFET can be turned off. One common solution is to use two MOSFETs in a back-to-back configuration to provide bidirectional blocking. The TPS2412/13 does not have a provision for forcing the gate off when the overvoltage condition occurs, use of the TPS2410/11 is recommended.

ORed supplies are usually designed to share power by various means, although the desired operation could implement an active and standby concept. Sharing approaches include both passive, or voltage droop, and active methods. Not all of the output ORing devices may be ON depending on the sharing control method, bus loading, distribution resistances, and TPS2412/13 settings.




Figure 9. N+1 Power Supply Example

## 9.3.4 Input ORing - Typical Connection

Figure 10 shows how redundant buses may be ORed to a common point to achieve higher reliability. It is possible to have both MOSFETs ON at once if the bus voltages are matched, or the combination of tolerance and regulation causes both TPS2412/13 circuits to see a forward voltage. The ORing MOSFET disconnects the lower-voltage bus, protecting the remaining bus from potential overload by a fault.




Figure 10. Example ORing of Input Power Buses



#### 9.3.5 System Design and Behavior With Transients

The power system, perhaps consisting of multiple supplies, interconnections, and loads, is unique for every product. A power distribution has low impedance, and low loss, which yields high Q by its nature. While the addition of lossy capacitors helps at low frequencies, their benefit at high frequencies is compromised by parasitics. Transient events with rise times in the 10 ns range may be caused by inserting or removing units, load fluctuations, switched loads, supply fluctuations, power supply ripple, and shorts. These transients cause the distribution to ring, creating a situation where ORing controllers may trip off unnecessarily. In particular, when an ORing device turns off due to a reverse current fault, there is an abrupt interruption of the current, causing a fast ringing event. Because this ringing occurs at the same point in the topology as the other ORing controllers, they are the most likely to be effected.

The ability to operate in the presence of noise and transients is in direct conflict with the goal of precise ORing with rapid response to actual faults. A fast response reduces peak stress on devices, reduces transients, and promotes un-interrupted system operation. However, a control with small thresholds and high speed is most likely to be falsely tripped by transients that are not the result of a fault. The power distribution system should be designed to control the transient voltages seen by fast-responding devices such as ORing and hotswap devices.

While some applications may find it possible to use RSET to avoid false tripping, the TPS2410/11 provides features beyond the TPS2412/13 including fast-comparator input filtering and STAT to dynamically shift the turnoff threshold.

### 9.3.6 TPS2412 Regulation-Loop Stability

The TPS2412 uses an internal linear error amplifier to keep the external MOSFET from saturating at light load. This feature has the benefits of setting a turnoff above 0 V, providing a soft turnoff for slowly decaying input voltages, and helps droop-sharing redundancy at light load.

Although the control loop has been designed to accommodate a wide range of applications, there are a few guidelines to be followed to assure stability.

- Select a MOSFET C<sub>(ISS)</sub> of 1 nF or greater
- Use low ESR bulk capacitors on the output C terminal, typically greater than  $100\mu F$  with less than  $50~m\Omega$  ESR
- Maintain some minimum operational load (for example, 10 mA or more)

Symptoms of stability issues include  $V_{(AC)}$  undershoot and possible fast turnoff on large-transient recovery, and a worst-case situation where the gate continually cycles on and off. These conditions are solved by following the previous rules. Loop stability should not be confused with tripping the fast comparator due to  $V_{(AC)}$  tripping the gate off.

Although not common, a condition may arise where the DC-DC converter transient response may cause the GATE to cycle on and off at light load. The converter experiences a load spike when GATE transitions from OFF to ON because the ORed bus capacitor voltage charges abruptly by as much as a diode drop. The load spike may cause the supply output to droop and overshoot, which can result in the ORed capacitor peak charging to the overshoot voltage. When the supply output settles to its regulated value, the ORed bus may be higher than the source, causing the TPS2412/13 to turn the GATE off. While this may not actually cause a problem, its occurrence may be mitigated by control of the power supply transient characteristic and increasing its output capacitance while increasing the ORed load to capacitance ratio. Adjusting the TPS2412/13 turnoff threshold to desensitize the redundant ORing device may help as well. Careful attention to layout and charge-pump noise around the TPS2412/13 helps with noise margin.

The linear gate driver has a pullup current of 290 µA and pulldown current of 3 mA typical.

# 9.3.7 MOSFET Selection and R<sub>(RSET)</sub>

MOSFET selection criteria include voltage rating, voltage drop, power dissipation, size, and cost. The voltage rating consists of both the ability to withstand the rail voltage with expected transients, and the gate breakdown voltage. The MOSFET gate rating should be the minimum of 12 V, or the controlled rail voltage. Typically this requires a ±20-V GATE voltage rating.



While  $r_{DS(on)}$  is often chosen with the power dissipation, voltage drop, size and cost in mind, there are several other factors to be concerned with in ORing applications. When using the TPS2412, the minimum voltage across the device is 10 mV. A device that would have a lower voltage drop at full-load would be overspecified. When using a TPS2413 or TPS2412 with RSET programmed to a negative voltage, the permitted static reverse current is equal to the turnoff threshold divided by the  $r_{DS(on)}$ . While this current may actually be desirable in some systems, the amount may be controlled by selection of  $r_{DS(on)}$  and RSET. The practical range of  $r_{DS(on)}$  for a single MOSFET runs from the low milliohms to 40 m $\Omega$  for a single MOSFET.

MOSFETs may be paralleled for lower voltage drop (power loss) at high current. For TPS2412 operation, one should plan for only one of the MOSFETs to carry current until the 10 mV regulation point is exceeded and the loop forces GATE fully ON. TPS2413 operation does not rely on linear range operation, so the MOSFETs are all ON or OFF together except for short transitional times. Beyond the control issues, current sharing depends on the resistance match including both the  $r_{DS(on)}$  and the connection resistance.

The TPS2412 may be used without a resistor on RSET. In this case, the turnoff  $V_{(AC)}$  threshold is about 3 mV. The TPS2413 may only be operated without an RSET programming resistor if the loading provides a higher  $V_{(AC)}$ . A larger negative turnoff threshold reduces sensitivity to false tripping due to noise on the bus, but permits larger static reverse current. Installing a resistor from RSET to ground creates a negative shift in the fast turnoff threshold per Equation 2.

$$R_{(RSET)} = \left(\frac{-470.02}{V_{(OFF)} - 0.00314}\right)$$
 (2)

To obtain a -10 mV fast turnoff (  $V_{(A)}$  is less than  $V_{(C)}$  by 10 mV ),  $R_{(RSET)} = (-470.02/$  ( -0.01-0.00314) )  $\approx 35,700\Omega$ . If a 10 m $\Omega$   $r_{DS(on)}$  MOSFET was used, the reverse turnoff current would be calculated using Equation 3.

$$I_{(TURN\_OFF)} = \frac{V_{(THRESHOLD)}}{r_{DS(on)}}$$

$$I_{(TURN\_OFF)} = \frac{-10 \text{ mV}}{10 \text{ m}\Omega}$$

$$I_{(TURN\_OFF)} = -1 \text{ A}$$
(3)

The sign indicates that the current is reverse, or flows from the MOSFET drain to source ( C to A ).

The turnoff speed of a MOSFET is influenced by the effective gate-source and gate-drain capacitance  $C_{ISS}$ ). Because these capacitances vary a great deal between different vendor parts and technologies, they should be considered when selecting a MOSFET where the fastest turnoff is desired.

### 9.3.8 Gate Drive, Charge Pump and C(BYP)

Gate drive of 270  $\mu$ A typical is generated by an internal charge pump and current limiter. A separate supply,  $V_{DD}$ , is provided to avoid having the large charge pump currents interfere with voltage sensing by the A and C pins. The GATE drive voltage is referenced to  $V_{(A)}$  as GATE will only be driven high when  $V_{(A)} > V_{(C)}$ . The recommended capacitor on BYP (bypass) must be used to form a quiet supply for the internal high-speed comparator.  $V_{(GATE)}$  must not exceed  $V_{(BYP)}$ .

## 9.4 Device Functional Modes

TPS2412 regulates MOSFET  $V_{(AC)}$  to 10 mV linearly while TPS2413 operates in a comparator like manner. Both devices have a programmable ON/OFF threshold.



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

The TPS2412 and TPS2413 are designed to allow output ORing in N+1 power supply applications and input-power bus ORing in redundant source applications. The external MOSFET in conjunction with the TPS2412/13 emulate a discrete diode to perform this unidirectional power combining function.

# 10.2 Typical Application

Applications with the TPS2412/13 are not limited to ORing of identical sections. The TPS2412/13 and external MOSFET form a general purpose function block. Figure 11 shows a circuit with ORing between a discrete diode and a TPS2412/MOSFET section. This circuit can be used to combine two different voltages in cases where the output is regulated, and the additional voltage drop in the Input 1 path is not a concern. An example is ORing of an AC adapter on Input 1 with a lower voltage on Input 2.




Figure 11. ORing Circuit

The TPS2412 may be a better choice in applications where inputs may be removed, causing an open-circuit input. If the MOSFET was ON when the input is removed,  $V_{AC}$  will be virtually zero. If the reverse turnoff threshold is programmed negative, the TPS2412/13 will not pull GATE low. A system interruption could then be created if a short is applied to the floating input. For example, if an AC adapter is first connected to the unit, and then connected to the AC mains, the adapter's output capacitors will look like a momentary short to the unit. A TPS2412 with RSET open will turn the MOSFET OFF when the input goes open circuit.



### **Typical Application (continued)**

### 10.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

**Table 2. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	12 V
Output voltage	12 V
Load current	5 A

### 10.2.2 Detailed Design Procedure

The following is a summarized design procedure:


- 1. Choose between the TPS2412 or 2413, see TPS2412 vs TPS2413 MOSFET Control Methods.
- 2. Choose the  $V_{DD}$  source. Table 3 provides a guide for where to connect  $V_{DD}$  that covers most cases.  $V_{DD}$  may be directly connected to the supply, but an  $R_{(VDD)}$  and  $C_{(VDD)}$  of 10  $\Omega$  and 0.01  $\mu F$  is recommended.

Table 3. V<sub>DD</sub> Connection Guide

V <sub>A</sub> < 3 V	3 V ≤ V <sub>A</sub> ≤ 3.6 V	V <sub>A</sub> > 3.6 V
Bias Supply > 3 V	$V_A$ or Bias Supply > 3 V. $V_C$ if always > 3 V	V <sub>C</sub> , V <sub>A</sub> , or Bias for special configurations

- 3. Noise voltage and impedance at the A pin should be kept low.  $C_{(A)}$  may be required if there is noise on the bus, or A is not low impedance. If either of these is a concern, a  $C_{(A)}$  of 0.01  $\mu$ F or more may be required.
- 4. Select C<sub>(BYP)</sub> as 2200 pF, X7R, 25-V or 50-V ceramic capacitor.
- 5. Select the MOSFET based on considerations of voltage drop, power dissipated, voltage ratings, and gate capacitance. See sections: MOSFET Selection and RSET and TPS2412 Regulation-Loop Stability.
- 6. Select  $R_{(RSET)}$  based on which MOSFET was chosen and reverse current considerations see MOSFET Selection and RSET. If the noise and transient environment is not well known, make provision for  $R_{(RSET)}$  even when using the TPS2412.
- 7. Make sure to connect RSVD to ground.

#### 10.2.3 Application Curves





# 11 Power Supply Recommendations

### 11.1 Recommended Operating Range

The maximum recommended bus voltage is lower than the absolute maximum voltage ratings on A, C, and  $V_{DD}$  solely to provide some margin for transients on the bus. Most power systems experience transient voltages above the normal operating level. Short transients, or voltage spikes, may be clamped by the ORing MOSFET to an output capacitor and/or voltage rail depending on the system design. Transient protection, for example, a TVS diode (transient voltage suppressor, a type of Zener diode), may be required on the input or output if the system design does not inherently limit transient voltages below the TPS2412/13 absolute maximum ratings. If a TVS is required, it must protect to the absolute maximum ratings at the worst case clamping current. The TPS2412/13 will operate properly up to the absolute maximum voltage ratings on A, C, and  $V_{DD}$ .

# 11.2 V<sub>DD</sub>, BYP, and Powering Options

The separate  $V_{DD}$  pin provides flexibility for operational power and controlled rail voltage. While the internal UVLO has been set to 2.5 V, the TPS2412/13 requires at least 3 V to generate the specified GATE drive voltage. Sufficient BYP voltage to run internal circuits occurs at  $V_{DD}$  voltages from 2.5 V to 3 V. There are three choices for power, A, C, or a separate supply, two of which are demonstrated in Figure 14. One choice for voltage rails over 3.3 V is to power from C, because it is typically the source of reliable power. Voltage rails below 3.3 V nominal, for example, 2.5 V and below, should use a separate supply such as 5 V. A separate  $V_{DD}$  supply can be used to control voltages above it, for example 5 V powering  $V_{DD}$  to control a 12-V bus.

 $V_{DD}$  is the main source of power for the internal control circuits. The charge pump that powers BYP draws most of its power from  $V_{DD}$ . The input should be low impedance, making a bypass capacitor a preferred solution. A 10- $\Omega$  series resistor may be used to limit inrush current into the bypass capacitor, and to provide noise filtering for the supply.

BYP is the interconnection point between a charge pump,  $V_{(AC)}$  monitor amplifiers and comparators, and the gate driver.  $C_{(BYP)}$  must be used to filter the charge pump. A 2200 pF is recommended, but the value is not critical.




Figure 14. V<sub>DD</sub> Powering Examples

17



# 12 Layout

### 12.1 Layout Guidelines

- 1. The TPS2412/13, MOSFET, and associated components should be used over a ground plane.
- 2. The GND connection should be short, with multiple vias to ground.
- 3.  $C_{(VDD)}$  should be adjacent to the  $V_{DD}$  pin with a minimal ground connection length to the plane.
- 4. The GATE connection should be short and wide (for example, 0.025" minimum).
- 5. The C pin should be Kelvin connected to the MOSFET.
- 6. The A pin should be a short, wide, Kelvin connection to the MOSFET.
- 7. R<sub>(SET)</sub> should be kept immediately adjacent to the TPS2412/13 with short leads.
- 8.  $C_{(BYP)}$  should be kept immediately adjacent to the TPS2412/13 with short leads.



# 12.2 Layout Example




Figure 15. Layout Recommendation



# 13 デバイスおよびドキュメントのサポート

#### 13.1 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフ トウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

### 表 4. 関連リンク

製品	プロダクト・フォルダ	サンプルとご購入	技術資料	ツールとソフトウェア	サポートとコミュニティ
TPS2412	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
TPS2413	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

## 13.2 コミュニティ・リソース

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 13.3 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 13.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防 ▲ ルするために、リード線同士をショートさせて おくか、デバイスを導電フォームに入れる必要があります。

### 13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

12-Nov-2025

www.ti.com

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Dell meterial		MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)		
						(4)	(5)		
TPS2412D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2412D
TPS2412D.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2412D
TPS2412DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2412D
TPS2412DR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2412D
TPS2412DRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2412D
TPS2412PW	Active	Production	TSSOP (PW)   8	150   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2412
TPS2412PW.B	Active	Production	TSSOP (PW)   8	150   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2412
TPS2412PWR	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2412
TPS2412PWR.B	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2412
TPS2412PWRG4	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2412
TPS2413D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2413D
TPS2413D.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2413D
TPS2413DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2413D
TPS2413DR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2413D
TPS2413PW	Active	Production	TSSOP (PW)   8	150   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2413
TPS2413PW.B	Active	Production	TSSOP (PW)   8	150   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2413
TPS2413PWR	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2413
TPS2413PWR.B	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2413

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 12-Nov-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-Nov-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2412DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2412PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TPS2413DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2413PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



www.ti.com 12-Nov-2025




#### \*All dimensions are nominal

_	till dillitoriolorio di o riorrilliar							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	TPS2412DR	SOIC	D	8	2500	353.0	353.0	32.0
	TPS2412PWR	TSSOP	PW	8	2000	353.0	353.0	32.0
	TPS2413DR	SOIC	D	8	2500	340.5	338.1	20.6
	TPS2413PWR	TSSOP	PW	8	2000	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-Nov-2025

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS2412D	D	SOIC	8	75	507	8	3940	4.32
TPS2412D.B	D	SOIC	8	75	507	8	3940	4.32
TPS2412PW	PW	TSSOP	8	150	530	10.2	3600	3.5
TPS2412PW.B	PW	TSSOP	8	150	530	10.2	3600	3.5
TPS2413D	D	SOIC	8	75	507	8	3940	4.32
TPS2413D.B	D	SOIC	8	75	507	8	3940	4.32
TPS2413PW	PW	TSSOP	8	150	530	10.2	3600	3.5
TPS2413PW.B	PW	TSSOP	8	150	530	10.2	3600	3.5



SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月