

# TPS22991I 5.5V, 2.7A, 28mΩ Load Switch Device With Small Plastic Package

### 1 Features

- Integrated single channel load switch
- Input voltage range: 1V to 5.5V
- Maximum continuous switch current: 2.7A
- Typical ON-resistance: 28mΩ
- Low quiescent current:
  - $I_Q$  at 3.3V  $V_{IN}$  = 6 $\mu$ A (typical)
- Ultra-low shutdown current:
  - I<sub>SD</sub> at 3.3V V<sub>IN</sub> = 200nA (maximum)
- Controlled slew rate:
  - Version B, BN: rise time (t<sub>R</sub>) at 3.3V V<sub>IN</sub> =
  - Version C, CN: rise time (t<sub>R</sub>) at 3.3V V<sub>IN</sub> =
- Quick output discharge (QOD):  $150\Omega$
- Thermal shutdown protection
- UQFN package: 0.85 × 0.75mm, 0.4mm pitch

# 2 Applications

- PC and notebooks
- Wearables
- Solid state drive (SSD)
- **Industrial PC**

# 3 Description

The TPS22991I is a small, low  $R_{\text{ON}}$ , single channel load switch with controlled slew rate. The device contains an N-channel MOSFET that operates over an input voltage range of 1.0V to 5.5V and supports a maximum continuous current of 3A. The switch is controlled by an on and off input, which is capable of interfacing directly with low-voltage control signals.


For space constrained, battery powered applications, the device is suitable due to its small size and low R<sub>ON</sub>. The wide input voltage range of the switch applies to many different voltage rails. The controlled rise time of the device greatly reduces inrush current caused by large bulk load capacitances, thereby reducing or eliminating power supply droop. The TPS22991I further reduces the total solution size by integrating a 150Ω pulldown resistor for quick output discharge (QOD) when the switch is turned off.

The TPS229911 is available in a small, space saving 0.85mm × 0.75mm, 0.4mm pitch, 4-pin UQFN package. The device is characterized for operation over the free-air temperature range of -55°C to +125°C.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)
TPS22991I	RAA (UQFN, 4)	0.85mm × 0.75mm

- For all available packages, see Section 12.
- The package size (length × width) is a nominal value and includes pins, where applicable.



**TPS22991I Typical Application** 



# **Table of Contents**

1 Features	1 8.2 Functional Block Diagram13
2 Applications	
3 Description	
4 Device Comparison Table	3 9 Application and Implementation15
5 Pin Configuration and Functions	4 9.1 Application Information
6 Specifications	5 9.2 Typical Application15
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	5 10 Device and Documentation Support18
6.4 Thermal Information	5 10.1 Receiving Notification of Documentation Updates 18
6.5 Electrical Characteristics	6 10.2 Support Resources18
6.6 Switching Characteristics (Version C, CN)	
6.7 Switching Characteristics (Version B, BN)	7 10.4 Electrostatic Discharge Caution18
6.8 Typical Characteristics	
7 Parameter Measurement Information1	
8 Detailed Description1	3 12 Mechanical, Packaging, and Orderable
8.1 Overview1	



# **4 Device Comparison Table**

**Table 4-1. Functionality Comparison** 

PART NUMBER	QUICK OUTPUT DISCHARGE (QOD)	TURN ON TIME
TPS22991IB	Yes	Fast
TPS22991IBN	No	Fast
TPS22991IC	Yes	Slow
TPS22991ICN	No	Slow



# **5 Pin Configuration and Functions**




Figure 5-1. TPS22991 RAA Package, 4-Pin UQFN (Top View)

**Table 5-1. Pin Functions** 

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
VIN	1	I	Switch input.	
ON	2	I	Active high switch control input.	
VOUT	3	0	Switch output.	
GND	4 — Device ground.		Device ground.	

# 6 Specifications

# 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>IN</sub>	Maximum input voltage range	-0.3	6	V
V <sub>OUT</sub>	Maximum output voltage range	-0.3	6	V
V <sub>ON</sub>	Maximum ON pin voltage range	-0.3	6	V
I <sub>MAX</sub>	Maximum continuous current		3	Α
I <sub>PLS</sub>	Maximum pulsed current (2ms, 2% duty cycle)		4	Α
T <sub>J</sub>	Junction temperature	-55	150	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
T <sub>LEAD</sub>	Maximum lead temperature (10s soldering time)		300	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±1750 ±1000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specificationJESD22-C101, all pins <sup>(2)</sup>		

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less is possible with the necessary precautions. Pins listed may actually have higher performance.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP MAX	UNIT
V <sub>IN</sub>	Input voltage range	1.0	5.5	V
V <sub>OUT</sub>	Output voltage range	0	5.5	V
V <sub>IH</sub>	ON pin high voltage Range	0.8	5.5	V
V <sub>IL</sub>	ON pin low voltage range	0	0.35	V
T <sub>A</sub>	Ambient temperature	-55	125	°C

# **6.4 Thermal Information**

		TPS22991	
	THERMAL METRIC <sup>(1)</sup>	4 PINS	UNIT
		RAA	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	225.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	214.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	83.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	13.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	83	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

Copyright © 2025 Texas Instruments Incorporated



# **6.5 Electrical Characteristics**

Typical values at VIN = 3.3V unless otherwise specified

	PARAMETER	TEST CO	ONDITIONS	T <sub>A</sub>	MIN TYP	MAX	UNIT
INPUT SU	JPPLY (VIN)						
				25°C	6		μΑ
$I_{Q, VIN}$	VIN quiescent current	V <sub>ON</sub> ≥ V <sub>IH</sub> , VOUT	= Open	–40°C to 85°C		12	μΑ
				–55°C to 125°C		12 14 0.3 1.2 0.3 1.2 35 38 40 35 38 40 64 66 73	μΑ
				25°C	9		nA
I <sub>SD, VIN</sub>	VIN shutdown current	V <sub>ON</sub> ≤ V <sub>IL</sub> , VOUT =	= Open	-40°C to 85°C		0.3	μΑ
				–55°C to 125°C		1.2	μΑ
				25°C	9		nA
I <sub>SD, VIN</sub>	VIN shutdown current	V <sub>ON</sub> ≤ V <sub>IL</sub> , VOUT = GND	V <sub>ON</sub> ≤ V <sub>IL</sub> , VOUT = GND	–40°C to 85°C		0.3	μA
		- GND	- GND	–55°C to 125°C		1.2	μΑ
ON-RESIS	STANCE (RON)	1	<u> </u>	<u> </u>			
				25°C	25		mΩ
			\\ - 5\\	–40°C to 85°C		35	mΩ
R <sub>ON</sub>			V <sub>IN</sub> = 5V	–40°C to 105°C		38	mΩ
		I <sub>OUT</sub> = –200mA		–55°C to 125°C		40	mΩ
				25°C	25		mΩ
			.,	–40°C to 85°C		35	mΩ
			V <sub>IN</sub> = 3.3V	–40°C to 105°C		38	mΩ
Б	ON-state resistance			–55°C to 125°C		40	mΩ
K <sub>ON</sub>			\/ - 1 0\/	25°C	25		mΩ
R <sub>ON</sub>				–40°C to 85°C		35	mΩ
			V <sub>IN</sub> = 1.8V	–40°C to 105°C		38	mΩ
				–55°C to 125°C		40	mΩ
				25°C	42		mΩ
			V <sub>IN</sub> = 1V	–40°C to 85°C		64	mΩ
SD, VIN  DN-RESIS  FHERMAL  SD,R  SD,F  ENABLE F  ON  Phys,ON  VHys,ON  VII,ON				–40°C to 105°C		66	mΩ
				–55°C to 125°C		73	mΩ
THERMAI	L SHUTDOWN (TSD)						
T <sub>SD,R</sub>	Thermal shutdown			Rising	170		°C
T <sub>SD,F</sub>	Thermal shutdown			Falling	150		°C
ENABLE	PIN (ON)						
I <sub>ON</sub>	ON pin leakage	V <sub>ON</sub> ≥ V <sub>IH</sub>		–55°C to 125°C		100	nA
R <sub>PD, ON</sub>	Smart pull down resistance	$V_{ON} \le V_{IL}$		–55°C to 125°C	500		kΩ
V <sub>IH,ON</sub>	ON pin threshold (VIH rising)			–55°C to 125°C		0.8	V
$V_{Hys,ON}$	ON pin threshold (hysteresis)			–55°C to 125°C	0.07		V
$V_{IL,ON}$	ON pin threshold (VIL falling)			–55°C to 125°C	0.35		V
QUICK O	UTPUT DISCHARGE (QOD)						
			V <sub>IN</sub> = 1V	–55°C to 125°C	190		Ω
$R_{QOD}$	QOD pin internal discharge resistance (Version B, C)	$V_{ON} \le V_{IL}$	V <sub>IN</sub> = 3.3V	–55°C to 125°C	150		Ω
	, , , ,		V <sub>IN</sub> = 5V	–55°C to 125°C	140		Ω



# 6.6 Switching Characteristics (Version C, CN)

Unless otherwise noted, the typical characteristics in the following table apply to an input voltage of 3.3V, an ambient temperature of 25°C, and a load of CL =  $0.1\mu F$ , RL =  $10\Omega$ . Timing parameter measurement details are shown in the timing diagram in the data sheet. Parameter not tested in production

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
		VIN = 5.0V	1119	μs
	Turn ON time	VIN = 3.3V	996	μs
t <sub>ON</sub>	Turn ON time	VIN = 1.8V	853	μs
		VIN = 1.0V	774	μs
		VIN = 5.0V	794	μs
	Output rice time	VIN = 3.3V	662	μs
۱R	Output rise time	VIN = 1.8V	514	μs
		VIN = 1.0V	397	μs
	Dalaytima	VIN = 5.0V	332	μs
t <sub>n</sub>		VIN = 3.3V	341	μs
ι <sub>D</sub>	Delay time	VIN = 1.8V	346	μs
t <sub>R</sub>		VIN = 1.0V	383	μs
		VIN = 5.0V	6	μs
	Turn OFF time	VIN = 3.3V	4	μs
OFF	Turn OFF time	VIN = 1.8V	2	μs
		VIN = 1.0V	4	μs
		VIN = 5.0V	5	μs
	Output Fall time	VIN = 3.3V	5	μs
t <sub>F</sub>	Output Fall time	VIN = 1.8V	5	μs
		VIN = 1.0V	5	μs

# 6.7 Switching Characteristics (Version B, BN)

Unless otherwise noted, the typical characteristics in the following table apply to an input voltage of 3.3V, an ambient temperature of  $25^{\circ}$ C, and a load of CL =  $0.1\mu$ F, RL =  $10\Omega$ . Timing parameter measurement details are shown in the timing diagram in the data sheet. Parameter not tested in production

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		VIN = 5.0V		302		μs
t <sub>ON</sub>	Turn ON time	VIN = 3.3V		259		μs
ON	Turri ON time	VIN = 1.8V		216		μs
		VIN = 1.0V	0V 3V 8V 0V 0V 3V 88V 0V 0V 0V 0V 0V 0V 0V 0V 0V 3V 8V 0V 0V 3V 8V 8V	198		μs
		VIN = 5.0V		173		μs
t <sub>R</sub>	Output rice time	VIN = 3.3V		141		μs
¹R	Output rise time	VIN = 1.8V		107		μs
		VIN = 1.0V			μs	
		VIN = 5.0V		127		μs
	Dolov timo	VIN = 3.3V		117		μs
ι <sub>D</sub>	Delay time	VIN = 1.8V		127	μs	
		VIN = 1.0V		116		μs
		VIN = 5.0V		6		μs
 	Turn OFF time	VIN = 3.3V		4		μs
lOFF	Tuill OFF tille	VIN = 1.8V		2		μs
		VIN = 1.0V		4		μs

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



# 6.7 Switching Characteristics (Version B, BN) (continued)

Unless otherwise noted, the typical characteristics in the following table apply to an input voltage of 3.3V, an ambient temperature of  $25^{\circ}$ C, and a load of CL =  $0.1\mu$ F, RL =  $10\Omega$ . Timing parameter measurement details are shown in the timing diagram in the data sheet. Parameter not tested in production

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	VIN = 5.0V VIN = 3.3V	VIN = 5.0V		5		μs
•		VIN = 3.3V		5		μs
ŀF	Output fall time	VIN = 1.8V		5		μs
		VIN = 1.0V		5		μs

# 6.8 Typical Characteristics




Figure 6-1. V<sub>IN</sub> Quiescent Current vs Input Voltage




Figure 6-2.  $V_{\rm IN}$  Shutdown Current vs Input Voltage




Figure 6-3. QOD Resistance vs Input Voltage




Figure 6-4. ON Pin Resistance  $R_{\text{PD,ON}}$  vs Input Voltage




Figure 6-5. R<sub>ON</sub> vs Input Voltage





Figure 6-6. Turn ON Time vs Input Voltage



# 6.8 Typical Characteristics (continued)




Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated




# **6.8 Typical Characteristics (continued)**





# 7 Parameter Measurement Information




**Figure 7-1. Timing Parameter Measurement Information** 

# 8 Detailed Description

### 8.1 Overview

The TPS22991I is a small, low  $R_{ON}$ , single channel load switch with a controlled slew rate. The device contains an N-channel MOSFET that operates over an input voltage range of 1V to 5.5V and supports a maximum continuous current of 2.7A. The switch is controlled by an on and off input, which interfaces directly with low-voltage control signals.

### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 On and Off Control

The ON pin controls the state of the switch. The ON pin is compatible with standard GPIO logic threshold and is used in a wide variety of applications. When power is first applied to  $V_{IN}$ , a smart pulldown keeps the ON pin from floating until the system sequencing is complete. After the ON pin is deliberately driven high ( $\geq V_{IH}$ ), the smart pulldown disconnects to prevent unnecessary power loss. See Table 8-1 when the ON pin smart pulldown is active.

Table 8-1. On Pin Control

ON PIN VOLTAGE	ON PIN SMART PULLDOWN STATUS							
≤ V <sub>IL</sub>	Smart pulldown resistance active							
≥ V <sub>IH</sub>	Smart pulldown disconnected							

#### 8.3.2 Quick Output Discharge

TPS22991IB and TPS22991IC integrates quick output discharge. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of  $150\Omega$  when  $V_{IN} = 3.3V$ , and prevents the output from floating while the switch is disabled.


#### 8.3.3 Thermal Shutdown

When the device temperature reaches  $T_{SD,\,R}$ , the device shuts off to prevent thermal damage. After the device cools off to  $T_{SD,F}$ , the device turns back on. If the device is kept in a thermally stressful environment, then the device oscillates between the off and on states until the device temperature remains below the thermal shutdown point.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback





### 8.3.4 Input Capacitor (C<sub>IN</sub>)

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A  $1\mu F$  ceramic capacitor,  $C_{IN}$ , placed close to the pins, is usually sufficient. Higher values of  $C_{IN}$  can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

### 8.3.5 Output Capacitor (C<sub>L</sub>)

Due to the integrated body diode in the MOSFET, a  $C_{IN}$  greater than  $C_L$  is highly recommended. A  $C_L$  greater than  $C_{IN}$  can cause  $V_{OUT}$  to exceed  $V_{IN}$  when the system supply is removed, resulting in current flow through the body diode from  $V_{OUT}$  to  $V_{IN}$ . A  $C_{IN}$  to  $C_L$  ratio of 10 to 1 is recommended for minimizing  $V_{IN}$  dip caused by inrush currents during start-up.

#### 8.4 Device Functional Modes

The table below describes the connection of the VOUT pin depending on the state of the ON pin.

 ON
 FAULT CONDITION
 VOUT STATE

 • Hi-Z for BN, CN
 • GND through QOD resistor for B, C

 • House Hi-Z for BN, CN
 • Hi-Z for BN, CN

 • Hi-Z for BN, CN
 • GND through QOD resistor for B, C

Table 8-2, VOUT Pin State Due to ON Pin Status

# 9 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 9.1 Application Information

The TPS22991I is capable of driving loads up to 2.7A, and the integrated slew rate control helps with charging load capacitance. Calculate the voltage drop to estimate the power dissipation across the device. Use the slew rate control setting to estimate the inrush current during turn on.

# 9.2 Typical Application




Figure 9-1. Typical Application Diagram

**Table 9-1. Recommended External Components** 

COMPONENT	TYPICAL VALUE	PURPOSE
C <sub>IN</sub>	1µF	Filtering voltage transients
C <sub>OUT</sub>	100nF	Filtering voltage transients

#### 9.2.1 Design Requirements

For this design example, use the input parameters shown in Table 9-2.

Table 9-2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V <sub>IN</sub>	5V
Load current	2A
Load capacitance	10µF

# 9.2.2 Detailed Design Procedure

The input to output voltage drop in the device is determined by the  $R_{ON}$  of the device and the load current. The  $R_{ON}$  of the device depends upon the  $V_{IN}$  condition of the device. After the  $R_{ON}$  of the device is determined based upon the  $V_{IN}$  condition, use the below equation to calculate the input to output voltage drop.

$$\Delta V = I_{LOAD} \times R_{ON} \tag{1}$$

#### where

- ΔV is the voltage drop from V<sub>IN</sub> to V<sub>OUT</sub>
- I<sub>LOAD</sub> is the load current

R<sub>ON</sub> is the on-resistance of the device for a specific VIN and VBIAS

An appropriate I<sub>LOAD</sub> must be chosen such that the I<sub>MAX</sub> specification of the device is not violated.

To determine how much inrush current is caused by the load capacitance, use Equation 2.


$$I_{INRUSH} = C_{L} \times dV_{OUT} \div dt$$
 (2)

#### where

- I<sub>INRUSH</sub> is amount of inrush current caused by C<sub>L</sub>
- $C_{\text{\tiny L}}$  is the load capacitance on  $V_{\text{OUT}}$
- dt is the rise time for V<sub>OUT</sub> when the device is enabled
- dV<sub>OUT</sub> is change in the V<sub>OUT</sub> voltage after the device is enabled

The slew rate of the device dV<sub>OUT</sub>/dt at a given V<sub>IN</sub> voltage can be found in the electrical characteristic table for a given version. I<sub>INRUSH</sub> has to be within the I<sub>MAX</sub> and I<sub>PLS</sub> limits.

### 9.2.3 Application Curves



### 9.3 Power Supply Recommendations

The TPS22991I device is designed to operate with a  $V_{IN}$  range of 1V to 5.5V. Regulate the  $V_{IN}$  power supply well and place as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance (C<sub>IN</sub>) of 1µF is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance can be required on the input.



# 9.4 Layout

# 9.4.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, place the input and output capacitors close to the device to minimize the effects that parasitic trace inductances can have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects.

# 9.4.2 Layout Example




Figure 9-6. TPS22991I Layout



# 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 10.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

(	Changes from Revision * (June 2025) to Revision A (July 2025)	Page
	Changed the document status from Advance Information to Production Data	1
,	Updated Application Information section	15



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 15-Aug-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TPS22991IBNRAAR	Active	Production	UQFN-HR (RAA)   4	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 125	4
TPS22991IBRAAR	Active	Production	UQFN-HR (RAA)   4	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 125	S
TPS22991ICNRAAR	Active	Production	UQFN-HR (RAA)   4	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 125	5
TPS22991ICRAAR	Active	Production	UQFN-HR (RAA)   4	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 125	Т

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



www.ti.com 16-Aug-2025


# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22991IBNRAAR	UQFN- HR	RAA	4	3000	180.0	8.4	0.9	1.0	0.66	2.0	8.0	Q1
TPS22991IBRAAR	UQFN- HR	RAA	4	3000	180.0	8.4	0.9	1.0	0.66	2.0	8.0	Q1
TPS22991ICNRAAR	UQFN- HR	RAA	4	3000	180.0	8.4	0.9	1.0	0.66	2.0	8.0	Q1
TPS22991ICRAAR	UQFN- HR	RAA	4	3000	180.0	8.4	0.9	1.0	0.66	2.0	8.0	Q1



www.ti.com 16-Aug-2025




#### \*All dimensions are nominal

7 till dillitoriolorio di o riorriiridi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22991IBNRAAR	UQFN-HR	RAA	4	3000	210.0	185.0	35.0
TPS22991IBRAAR	UQFN-HR	RAA	4	3000	210.0	185.0	35.0
TPS22991ICNRAAR	UQFN-HR	RAA	4	3000	210.0	185.0	35.0
TPS22991ICRAAR	UQFN-HR	RAA	4	3000	210.0	185.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated