


TPS22965x-Q1 車載対応、5.5V、4A、オン抵抗 16mΩ のロード・スイッチ

1 特長

- 車載アプリケーション認定済み
 - AEC-Q100 認定済み
 - デバイス温度グレード 2: 40°C ~ +105°C (TPS22965-Q1, TPS22965N-Q1)
 - デバイス温度グレード 1: 40°C ~ +125°C (TPS22965W-Q1, TPS22965NW-Q1)
 - デバイス HBM ESD 分類レベル 3A
 - デバイス CDM ESD 分類レベル C6
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可能
- シングル・チャネル・ロード・スイッチを内蔵
- 入力電圧範囲: 0.8V ~ 5.5V
- 非常に低いオン抵抗 (R_{ON})
 - $V_{IN} = 5V$ ($V_{BIAS} = 5V$) で $R_{ON} = 16m\Omega$
 - $V_{IN} = 3.6V$ ($V_{BIAS} = 5V$) で $R_{ON} = 16m\Omega$
 - $V_{IN} = 1.8V$ ($V_{BIAS} = 5V$) で $R_{ON} = 16m\Omega$
- 連続スイッチ電流: 最大 4A
- 低静止電流: 50μA
- 制御入力しきい値が低いため、1.2、1.8、2.5、3.3V ロジックを使用可能
- 立ち上がり時間を設定可能
- クイック出力放電 (QOD) (TPS22965-Q1 および TPS22965W-Q1 のみ)
- サーマル・パッド付き WSON 8 ピン・パッケージ

2 アプリケーション

- 自動車用エレクトロニクス
- インフォテインメント
- ADAS (先進運転支援システム)



3 概要


TPS22965x-Q1 は、ターンオンが制御された、小型で R_{ON} が非常に低いシングル・チャネル負荷スイッチです。このデバイスには N チャネル MOSFET が内蔵されており、0.8V ~ 5.5V の入力電圧範囲で動作し、最大 4A の連続電流を供給できます。突入電流が小さくなるように、VOUT の立ち上がり時間を設定できます。TPS22965-Q1 および TPS22965W-Q1 デバイスには、スイッチがオフになった時に出力を迅速に放電できるように 225Ω のオンチップ負荷抵抗が内蔵されています。

TPS22965x-Q1 デバイスは、大きな消費電力に対応可能なサーマル・パッド付き、小型、省スペースの 2mm × 2mm、8 ピン WSON パッケージ (DSG0008A) で供給されます。TPS22965-Q1 および TPS22965N-Q1 デバイスは、-40°C ~ 105°C の自由気流温度範囲で動作が規定されています。さらに、TPS22965W-Q1 および TPS22965NW-Q1 デバイスは同じ WSON パッケージ (DSG0008B) でウェットパブル・フランクを採用しており、-40°C ~ +125°C の自由気流温度範囲で動作が規定されています。

製品情報 (1)

部品番号	パッケージ	本体サイズ (公称)
TPS22965-Q1	DSG0008A	2.00mm × 2.00mm
TPS22965N-Q1	WSON (8)	
TPS22965W-Q1	DSG0008B	
TPS22965NW-Q1	WSON (8)	

- (1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



R_{ON} と V_{IN} の関係 ($V_{BIAS} = 5V$, $I_{OUT} = -200mA$)



Table of Contents

1 特長.....	1	9.3 Feature Description.....	17
2 アプリケーション.....	1	9.4 Device Functional Modes.....	17
3 概要.....	1	10 Application and Implementation.....	18
4 Revision History.....	2	10.1 Application Information.....	18
5 Device Comparison Table.....	3	10.2 Typical Application.....	19
6 Pin Configuration and Functions.....	3	11 Power Supply Recommendations.....	21
7 Specifications.....	4	12 Layout.....	21
7.1 Absolute Maximum Ratings.....	4	12.1 Layout Guidelines.....	21
7.2 ESD Ratings.....	4	12.2 Layout Example.....	21
7.3 Recommended Operating Conditions.....	4	12.3 Thermal Consideration.....	21
7.4 Thermal Information.....	5	13 Device and Documentation Support.....	22
7.5 Electrical Characteristics— $V_{BIAS} = 5\text{ V}$	5	13.1 Documentation Support.....	22
7.6 Electrical Characteristics— $V_{BIAS} = 2.5\text{ V}$	7	13.2 Receiving Notification of Documentation Updates.....	22
7.7 Switching Characteristics.....	9	13.3 サポート・リソース.....	22
7.8 Typical Characteristics.....	10	13.4 Trademarks.....	22
8 Parameter Measurement Information.....	15	13.5 Electrostatic Discharge Caution.....	22
9 Detailed Description.....	16	13.6 Glossary.....	22
9.1 Overview.....	16	14 Mechanical, Packaging, and Orderable Information.....	22
9.2 Functional Block Diagram.....	16		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision D (December 2019) to Revision E (July 2022)	Page
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• ドキュメントのタイトルに「車載用」を追加.....	1
• Updated the ESD Ratings table for automotive devices.....	4
• Added line item in the Recommended Operating Conditions table for VIL voltage at $V_{BIAS} = 2\text{ V}$ to 2.5 V	4
• Added line item in Electrical Characteristics—$V_{BIAS} = 2\text{ V}$ to 2.5 V for QOD resistance at $V_{BIAS} = 2\text{ V}$	7
• Expanded V_{BIAS} minimum rating from 2.5 V to 2 V	7
Changes from Revision C (September 2016) to Revision D (December 2019)	Page
• 「 特長 」セクションに機能安全対応のリンクを追加.....	1
Changes from Revision B (December 2015) to Revision C (September 2016)	Page
• 「 概要 」セクションと「 熱に関する情報 」表にパッケージ指定子を追加.....	1
Changes from Revision A (June 2015) to Revision B (December 2015)	Page
• TPS22965W-Q1 デバイスのステータスを「アクティブ」に更新.....	1
• Added 125°C temperature performance to typical AC timing parameters.....	12
Changes from Revision * (April 2014) to Revision A (June 2015)	Page
• 部品番号 TPS22965N-Q1 を追加.....	1
• Updated Thermal Information table.....	5
• Updated typical AC timing parameters (tables, graphs and scope captures)	12

5 Device Comparison Table

DEVICE	R _{ON} AT 3.3 V (TYP)	QUICK OUTPUT DISCHARGE	PACKAGE WITH WETTABLE FLANKS	MAXIMUM OUTPUT CURRENT	TEMPERATURE RANGE
TPS22965-Q1	16 mΩ	Yes	No	4 A	–40°C to +105°C
TPS22965N-Q1	16 mΩ	No	No	4 A	–40°C to +105°C
TPS22965W-Q1	16 mΩ	Yes	Yes	4 A	–40°C to +125°C
TPS22965NW-Q1	16 mΩ	No	Yes	4 A	–40°C to +125°C

6 Pin Configuration and Functions




图 6-1. DSG Package 8-Pin WSON with Exposed Thermal Pad Top View

表 6-1. Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	VIN	I	Switch input. Input bypass capacitor recommended for minimizing V _{IN} dip. Must be connected to Pin 1 and Pin 2. See the Application and Implementation section for more information
2			
3	ON	I	Active high switch control input. Do not leave floating
4	VBIAS	I	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2 V to 5.5 V. See the Application and Implementation section for more information
5	GND	—	Device ground
6	CT	O	Switch slew rate control. Can be left floating. See the Application and Implementation section for more information
7	VOUT	O	Switch output
8			
—	Thermal pad	—	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See the Layout section for layout guidelines

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT ⁽²⁾
V _{IN}	Input voltage	−0.3	6	V
V _{OUT}	Output voltage	−0.3	6	V
V _{BIAS}	Bias voltage	−0.3	6	V
V _{ON}	On voltage	−0.3	6	V
I _{MAX}	Maximum continuous switch current		4	A
I _{PLS}	Maximum pulsed switch current, pulse < 300 μs, 2% duty cycle		6	A
T _J	Maximum junction temperature		150	°C
T _{STG}	Storage temperature	−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground pin.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100- 002 ⁽¹⁾ HBM classification level 3A	V
		Charged device model (CDM), per AEC Q100- 011 CDM classification level C6	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{IN}	Input voltage		0.8	V _{BIAS}	V
V _{BIAS}	Bias voltage		2	5.5	V
V _{ON}	ON voltage		0	5.5	V
V _{OUT}	Output voltage			V _{IN}	V
V _{IH}	High-level input voltage, ON	V _{BIAS} = 2.5 V to 5.5 V	1.2	5.5	V
V _{IL}	Low-level input voltage, ON	V _{BIAS} = 2.5 V to 5.5 V	0	0.5	V
		V _{BIAS} = 2 V to 2.5 V	0	0.45	V
C _{IN}	Input capacitor		1 ⁽¹⁾		μF
T _A	Operating free-air temperature ⁽²⁾	TPS22965N-Q1, TPS22965-Q1	−40	105	°C
		TPS22965NW-Q1, TPS22965W-Q1	−40	125	

(1) See the [Application and Implementation](#) section.

(2) In applications where high power dissipation, poor package thermal resistance is present, the maximum ambient temperature can be derated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(max)}], the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part, package in the application (R_{θJA}), as given by the following equation: T_{A(max)} = T_{J(max)} − (R_{θJA} × P_{D(max)}).

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS22965-Q1, TPS22965N-Q1	TPS22965W-Q1, TPS22965NW-Q1	UNIT
		DSG0008A (WSON)	DSG0008B (WSON)	
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	72.3	67.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	96.1	95	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42.1	37.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	3.3	2.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	42.5	37.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	13.2	8	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics— $V_{BIAS} = 5\text{ V}$

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature: $-40^{\circ}\text{C} \leq T_A \leq +105^{\circ}\text{C}$ (TPS22965N-Q1, TPS22965-Q1), $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for $T_A = 25^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS		T _A	MIN	TYP	MAX	UNIT
POWER SUPPLIES AND CURRENTS								
I _Q V _{BIAS}	V _{BIAS} quiescent current	I _{OUT} = 0 mA, V _{IN} = V _{ON} = V _{BIAS} = 5 V		−40°C to +105°C		50	75	μA
				−40°C to +125°C		50	75	
I _{SD} V _{BIAS}	V _{BIAS} shutdown current	V _{ON} = GND, V _{OUT} = 0 V		−40°C to +105°C			2	μA
				−40°C to +125°C			2	
I _{SD} V _{IN}	V _{IN} off-state supply current	V _{ON} = GND, V _{OUT} = 0 V	V _{IN} = 5 V	−40°C to +105°C		0.2	8	μA
				−40°C to +125°C			36	
			V _{IN} = 3.3 V	−40°C to +105°C		0.02	3	
				−40°C to +125°C			13	
			V _{IN} = 1.8 V	−40°C to +105°C		0.01	2	
				−40°C to +125°C			6	
			V _{IN} = 0.8 V	−40°C to +105°C		0.005	1	
				−40°C to +125°C			4	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		−40°C to +105°C			0.5	μA
				−40°C to +125°C			0.5	

7.5 Electrical Characteristics— $V_{BIAS} = 5\text{ V}$ (continued)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature: $-40^{\circ}\text{C} \leq T_A \leq +105^{\circ}\text{C}$ (TPS22965N-Q1, TPS22965-Q1), $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for $T_A = 25^{\circ}\text{C}$.

PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
RESISTANCE CHARACTERISTICS							
R _{ON}	ON-state resistance	V _{IN} = 5 V	25°C	16	23	mΩ	
			−40°C to +105°C 965N-Q1, 965-Q1		25		
			−40°C to +105°C 965NW-Q1, 965W-Q1		26		
			−40°C to +125°C		28		
		V _{IN} = 3.3 V	25°C	16	23	mΩ	
			−40°C to +105°C 965N-Q1, 965-Q1		25		
			−40°C to +105°C 965NW-Q1, 965W-Q1		26		
			−40°C to +125°C		27		
		V _{IN} = 1.8 V	25°C	16	23	mΩ	
			−40°C to +105°C 965N-Q1, 965-Q1		25		
			−40°C to +105°C 965NW-Q1, 965W-Q1		26		
			−40°C to +125°C		27		
		V _{IN} = 1.5 V	25°C	16	23	mΩ	
			−40°C to +105°C 965N-Q1, 965-Q1		25		
			−40°C to +105°C 965NW-Q1, 965W-Q1		26		
			−40°C to +125°C		27		
		V _{IN} = 1.2 V	25°C	16	23	mΩ	
			−40°C to +105°C 965N-Q1, 965-Q1		25		
			−40°C to +105°C 965NW-Q1, 965W-Q1		26		
			−40°C to +125°C		27		
		V _{IN} = 0.8 V	25°C	16	23	mΩ	
			−40°C to +105°C 965N-Q1, 965-Q1		25		
			−40°C to +105°C 965NW-Q1, 965W-Q1		26		
			−40°C to +125°C		27		
R _{PD} ⁽¹⁾	Output pulldown resistance	V _{IN} = 5 V, V _{ON} = 0 V, I _{OUT} = 1 mA		−40°C to +105°C	225	300	Ω
				−40°C to +125°C	225	300	

(1) TPS22965-Q1 and TPS22965W-Q1 only.

7.6 Electrical Characteristics— $V_{BIAS} = 2.5\text{ V}$

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature: $-40^{\circ}\text{C} \leq T_A \leq +105^{\circ}\text{C}$ (TPS22965N-Q1, TPS22965-Q1), $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for $T_A = 25^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS		T _A	MIN	TYP	MAX	UNIT
POWER SUPPLIES AND CURRENTS								
I _Q V _{BIAS}	V _{BIAS} quiescent current	I _{OUT} = 0 mA, V _{IN} = V _{ON} = V _{BIAS} = 2.5 V		−40°C to +105°C		20	30	μA
				−40°C to 125°C		20	30	
I _{SD} V _{BIAS}	V _{BIAS} shutdown current	V _{ON} = GND, V _{OUT} = 0 V		−40°C to +105°C			2	μA
				−40°C to 125°C			2	
I _{SD} V _{IN}	V _{IN} off-state supply current	V _{ON} = GND, V _{OUT} = 0 V	V _{IN} = 2.5 V	−40°C to +105°C		0.01	3	μA
				−40°C to 125°C			13	
			V _{IN} = 1.8 V	−40°C to +105°C		0.01	2	
				−40°C to 125°C			6	
			V _{IN} = 1.2 V	−40°C to +105°C		0.005	2	
				−40°C to 125°C			6	
			V _{IN} = 0.8 V	−40°C to +105°C		0.003	1	
				−40°C to 125°C			4	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		−40°C to +105°C			0.5	μA
				−40°C to +125°C			0.5	
RESISTANCE CHARACTERISTICS								

7.6 Electrical Characteristics— $V_{BIAS} = 2.5\text{ V}$ (continued)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature: $-40^{\circ}\text{C} \leq T_A \leq +105^{\circ}\text{C}$ (TPS22965N-Q1, TPS22965-Q1), $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for $T_A = 25^{\circ}\text{C}$.

PARAMETER	TEST CONDITIONS		T_A	MIN	TYP	MAX	UNIT
R_{ON} ON-state resistance	$I_{OUT} = -200\text{ mA}$, $V_{BIAS} = 2.5\text{ V}$	$V_{IN} = 2.5\text{ V}$	25°C		20	26	$\text{m}\Omega$
			-40°C to $+105^{\circ}\text{C}$ 965N-Q1, 965-Q1			28	
			-40°C to 105°C 965NW-Q1, 965W-Q1			32	
			-40°C to $+125^{\circ}\text{C}$			34	
		$V_{IN} = 1.8\text{ V}$	25°C		19	26	$\text{m}\Omega$
			-40°C to $+105^{\circ}\text{C}$ 965N-Q1, 965-Q1			28	
			-40°C to $+105^{\circ}\text{C}$ 965NW-Q1, 965W-Q1			30	
			-40°C to $+125^{\circ}\text{C}$			32	
		$V_{IN} = 1.5\text{ V}$	25°C		18	25	$\text{m}\Omega$
			-40°C to $+105^{\circ}\text{C}$ 965N-Q1, 965-Q1			27	
			-40°C to $+105^{\circ}\text{C}$ 965NW-Q1/965W-Q1			29	
			-40°C to $+125^{\circ}\text{C}$			31	
		$V_{IN} = 1.2\text{ V}$	25°C		18	25	$\text{m}\Omega$
			-40°C to $+105^{\circ}\text{C}$ 965N-Q1, 965-Q1			27	
			-40°C to $+105^{\circ}\text{C}$ 965NW-Q1, 965W-Q1			28	
			-40°C to $+125^{\circ}\text{C}$			30	
		$V_{IN} = 0.8\text{ V}$	25°C		17	25	$\text{m}\Omega$
			-40°C to $+105^{\circ}\text{C}$ 965N-Q1, 965-Q1			27	
			-40°C to $+105^{\circ}\text{C}$ 965NW-Q1, 965W-Q1			28	
			-40°C to $+125^{\circ}\text{C}$			30	
$R_{PD}^{(1)}$ Output pulldown resistance	$V_{BIAS} = V_{IN} = 2.5\text{ V}$, $V_{ON} = 0\text{ V}$, $I_{OUT} = 1\text{ mA}$		-40°C to $+105^{\circ}\text{C}$		275	325	Ω
			-40°C to $+125^{\circ}\text{C}$			330	
	$V_{BIAS} = V_{IN} = 2\text{ V}$, $V_{ON} = 0\text{ V}$, $I_{OUT} = 1\text{ mA}$		-40°C to $+125^{\circ}\text{C}$		310	470	Ω

(1) TPS22965-Q1 and TPS22965W-Q1 only.

7.7 Switching Characteristics


Over operating free-air temperature range (unless otherwise noted). These switching characteristics are only valid for the power-up sequence where VIN and VBIAS are already in steady state condition before the ON pin is asserted high.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN} = V_{ON} = V_{BIAS} = 5 V, T_A = 25°C (unless otherwise noted)						
t _{ON}	Turn-on time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		1600		μs
t _{OFF}	Turn-off time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		9		μs
t _R	V _{OUT} rise time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		1985		μs
t _F	V _{OUT} fall time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		3		μs
t _D	ON delay time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		660		μs
V_{IN} = 0.8 V, V_{ON} = V_{BIAS} = 5 V, T_A = 25°C (unless otherwise noted)						
t _{ON}	Turn-on time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		730		μs
t _{OFF}	Turn-off time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		100		μs
t _R	V _{OUT} rise time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		380		μs
t _F	V _{OUT} fall time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		8		μs
t _D	ON delay time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		560		μs
V_{IN} = 2.5 V, V_{ON} = 5 V, V_{BIAS} = 2.5 V, T_A = 25°C (unless otherwise noted)						
t _{ON}	Turn-on time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		2435		μs
t _{OFF}	Turn-off time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		9		μs
t _R	V _{OUT} rise time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		2515		μs
t _F	V _{OUT} fall time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		4		μs
t _D	ON delay time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		1230		μs
V_{IN} = 0.8 V, V_{ON} = 5 V, V_{BIAS} = 2.5 V, T_A = 25°C (unless otherwise noted)						
t _{ON}	Turn-on time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		1565		μs
t _{OFF}	Turn-off time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		70		μs
t _R	V _{OUT} rise time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		930		μs
t _F	V _{OUT} fall time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		8		μs
t _D	ON delay time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF, C _{IN} = 1 μF		1110		μs


7.8 Typical Characteristics

7.8.1 Typical DC Characteristics


$T_A = 125^\circ\text{C}$ data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.




7-1. $I_{O\ V_{BIAS}}$ Quiescent Current vs V_{BIAS}




7-2. $I_Q\ V_{BIAS}$ vs V_{IN}




7-3. $I_{SD\ V_{BIAS}}$ vs V_{BIAS}



7-4. $I_{SD\ V_{IN}}$ vs V_{IN}




7-5. R_{ON} vs Ambient Temperature




Note: All three R_{ON} curves have the same values; therefore, only one line is visible.

7-6. R_{ON} vs Ambient Temperature


7.8.1 Typical DC Characteristics (continued)




7-7. R_{ON} vs V_{IN}




7-8. R_{ON} vs V_{IN}




7-9. R_{ON} vs V_{BIAS}



7-10. R_{PD} vs V_{BIAS}



7-11. V_{OUT} vs V_{ON}



7-12. R_{ON} vs V_{IN}

7.8.1 Typical DC Characteristics (continued)




FIG 7-13. R_{ON} vs V_{IN}

7.8.2 Typical Switching Characteristics

$T_A = 25^\circ\text{C}$, $C_T = 1000$ pF, $C_{IN} = 1$ μF , $C_L = 0.1$ μF , $R_L = 10$ Ω (unless otherwise specified). $T_A = 125^\circ\text{C}$ data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.




FIG 7-14. t_D vs V_{IN}




FIG 7-15. t_D vs V_{IN}




FIG 7-16. t_F vs V_{IN}






FIG 7-17. t_F vs V_{IN}


7.8.2 Typical Switching Characteristics (continued)




7-18. t_{OFF} vs V_{IN}




7-19. t_{OFF} vs V_{IN}




7-20. t_{ON} vs V_{IN}



7-21. t_{ON} vs V_{IN}




7-22. t_R vs V_{IN}




7-23. t_R vs V_{IN}


7.8.2 Typical Switching Characteristics (continued)




7-24. Turn-On Response Time




7-25. Turn-On Response Time




7-26. Turn-On Response Time



7-27. Turn-On Response Time





7-28. Turn-Off Response Time




7-29. Turn-Off Response Time

7.8.2 Typical Switching Characteristics (continued)



8 Parameter Measurement Information



A. Rise and fall times of the control signal are 100 ns.

Figure 8-1. Test Circuit




Figure 8-2. t_{ON} and t_{OFF} Waveforms


9 Detailed Description

9.1 Overview

The TPS22965x-Q1 is a single-channel, 4-A load switch in an 8-pin WSON package. To reduce the voltage drop in high current rails, the device implements an ultra-low resistance N-channel MOSFET. The device has a programmable slew rate for applications that require specific rise time.

The device has very low leakage current during OFF state. This low leakage prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for any external components, which reduces solution size and BOM count.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Adjustable Rise Time

A capacitor to GND on the CT pin sets the slew rate. The voltage on the CT pin can be as high as 12 V. Therefore, the minimum voltage rating for the CT cap must be 25 V for optimal performance. The below equations shows an approximate formula for the relationship between CT and slew rate when V_{BIAS} is set to 5 V. This equation accounts for 10% to 90% measurement on V_{OUT} and does *not* apply for $CT = 0$ pF. Use the below equation to determine rise times for when $CT = 0$ pF.

$$SR = 0.38 \times CT + 34 \quad (1)$$

where

- SR = slew rate (in $\mu\text{s}/\text{V}$).
- CT = the capacitance value on the CT pin (in pF).
- The units for the constant 34 are $\mu\text{s}/\text{V}$. The units for the constant 0.38 are $\mu\text{s}/(\text{V} \times \text{pF})$.

Rise time can be calculated by multiplying the input voltage by the slew rate. 表 9-1 contains rise time values measured on a typical device. The rise times listed in 表 9-1 are only valid for the power-up sequence where V_{IN} and V_{BIAS} are already in steady state condition before the ON pin is asserted high.

表 9-1. Rise Time vs CT Capacitor

CT (pF)	RISE TIME (μs) 10% - 90%, $C_L = 0.1 \mu\text{F}$, $C_{IN} = 1 \mu\text{F}$, $R_L = 10 \Omega$, $V_{BIAS} = 5 \text{ V}$ ⁽¹⁾						
	VIN = 5 V	VIN = 3.3 V	VIN = 1.8 V	VIN = 1.5 V	VIN = 1.2 V	VIN = 1.05 V	VIN = 0.8 V
0	180	136	94	84	74	70	60
220	547	378	232	202	173	157	129
470	962	654	386	333	282	252	206
1000	1983	1330	765	647	533	476	382
2200	4013	2693	1537	1310	1077	959	766
4700	8207	5490	3137	2693	2200	1970	1590
10000	17700	11767	6697	5683	4657	4151	3350

(1) Typical Values at 25°C with a 25-V X7R 10% Ceramic Capacitor on CT

9.3.2 Quick Output Discharge (TPS22965-Q1 and TPS22965W-Q1 Only)

The TPS22965-Q1 and TPS22965W-Q1 include a Quick Output Discharge (QOD) feature. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of 225 Ω and prevents the output from floating while the switch is disabled.

9.3.3 Low Power Consumption During OFF State

The I_{SD} V_{IN} supply current is 0.01- μA typical at 1.8 V VIN. Typically, the downstream loads must have a significantly higher off-state leakage current. The load switch allows system standby power consumption to be reduced.

9.4 Device Functional Modes

The below table lists the VOUT pin state as determined by the ON pin.

表 9-2. Functional Table

ON	TPS22965N-Q1 AND TPS22965NW-Q1	TPS22965-Q1 AND TPS22965W-Q1
L	Open	GND
H	VIN	VIN

10 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

10.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device on www.ti.com for further aid.

10.1.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the V_{IN} and V_{BIAS} conditions of the device. Refer to the R_{ON} specification of the device in the [Electrical Characteristics— \$V_{BIAS} = 2\text{ V to } 2.5\text{ V}\$](#) table of this data sheet. After the R_{ON} of the device is determined based upon the V_{IN} and V_{BIAS} conditions, use the following equation to calculate the VIN to VOUT voltage drop.

$$\Delta V = I_{LOAD} \times R_{ON} \quad (2)$$

where

- ΔV = voltage drop from VIN to VOUT.
- I_{LOAD} = load current.
- R_{ON} = On-resistance of the device for a specific V_{IN} and V_{BIAS} combination.

An appropriate I_{LOAD} must be chosen such that the I_{MAX} specification of the device is not violated.

10.1.2 On and Off Control

The ON pin controls the state of the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic thresholds. The ON pin can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

10.1.3 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor or short circuit, a capacitor must be placed between VIN and GND. A 1- μF ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high current applications. When switching heavy loads, TI recommends to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

10.1.4 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, TI highly recommends a C_{IN} greater than C_L . A C_L greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This event can result in current flow through the body diode from V_{OUT} to V_{IN} . TI recommends a C_{IN} to C_L ratio of 10 to 1 for minimizing V_{IN} dip caused by inrush currents during startup; however, a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) can cause slightly more V_{IN} dip upon turn-on due to inrush currents. This event can be mitigated by increasing the capacitance on the CT pin for a longer rise time (see the [Adjustable Rise Time](#) section).

10.1.5 V_{IN} and V_{BIAS} Voltage Range

For optimal R_{ON} performance, make sure $V_{IN} \leq V_{BIAS}$. The device is still functional if $V_{IN} > V_{BIAS}$ but it exhibits R_{ON} greater than what is listed in the [Electrical Characteristics— \$V_{BIAS} = 2\text{ V to } 2.5\text{ V}\$](#) table. See the following

figure for an example of a typical device. Notice the increasing R_{ON} as V_{IN} exceeds V_{BIAS} voltage. Be sure to never exceed the maximum voltage rating for V_{IN} and V_{BIAS} .




图 10-1. R_{ON} vs V_{IN} ($V_{IN} > V_{BIAS}$)

10.2 Typical Application

This application demonstrates how the TPS22965x-Q1 can be used to power downstream modules.




图 10-2. Schematic for Powering a Downstream Module

10.2.1 Design Requirements

Use the values listed in the following table as the design parameters.

表 10-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V_{IN}	3.3 V
V_{BIAS}	5 V
C_L	22 μ F
Maximum acceptable inrush current	400 mA

10.2.2 Detailed Design Procedure

10.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged from 0 V to the set value (3.3 V in this example). This charge arrives in the form of inrush current. Use the following equation to calculate inrush current.

$$\text{Inrush Current} = C \times dV/dt \quad (3)$$

where

- C = output capacitance
- dV = output voltage
- dt = rise time


The TPS22965x-Q1 offers adjustable rise time for VOUT. This feature allows the user to control the inrush current during turn-on. The appropriate rise time can be calculated using the design requirements and the inrush current equation. See 式 4 and 式 5.

$$400 \text{ mA} = 22 \text{ } \mu\text{F} \times 3.3 \text{ V} / dt \quad (4)$$

$$dt = 181.5 \text{ } \mu\text{s} \quad (5)$$

To ensure an inrush current of less than 400 mA, choose a CT value that yields a rise time of more than 181.5 μs . See the oscilloscope captures in the [Application Curves](#) section for an example of how the CT capacitor can be used to reduce inrush current.

10.2.3 Application Curves



11 Power Supply Recommendations


The device is designed to operate from a VBIAS range of 2 V to 5.5 V and a VIN range of 0.8 V to VBIAS.

12 Layout

12.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances can have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance. The CT trace must be as short as possible to avoid parasitic capacitance.

12.2 Layout Example



A. Thermal relief vias. Thermal relief vias connected to the exposed thermal pad.

✎ 12-1. Layout Recommendation

12.3 Thermal Consideration

The maximum IC junction temperature must be restricted to 150°C under normal operating conditions. Use the below equation as a guideline to calculate the maximum allowable dissipation, $P_{D(max)}$, for a given output current and ambient temperature.

$$P_{D(max)} = \frac{T_{J(max)} - T_A}{\theta_{JA}} \quad (6)$$

where

- $P_{D(max)}$ = maximum allowable power dissipation.
- $T_{J(max)}$ = maximum allowable junction temperature (150°C for the TPS22965x-Q1).
- T_A = ambient temperature of the device.
- θ_{JA} = junction to air thermal impedance. See the [Thermal Information](#) table. This parameter is highly dependent upon board layout.

Refer to ✎ 12-1. Notice the thermal vias located under the exposed thermal pad of the device. The thermal vias allow for thermal diffusion away from the device.

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Load Switches: What Are They, Why Do You Need Them And How Do You Choose The Right One? application note](#)
- Texas Instruments, [Load Switch Thermal Considerations application note](#)
- Texas Instruments, [Managing Inrush Current application note](#)
- Texas Instruments, [TPS22965WDSGQ1EVM 5.7-V, 4-A, 16-mΩ On-Resistance Load Switch user's guide](#)

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on [Subscribe to updates](#) to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

13.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS22965NQWDSGRQ1	Active	Production	WSO (DSG) 8	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	11B
TPS22965NQWDSGRQ1.A	Active	Production	WSO (DSG) 8	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	11B
TPS22965NQWDSGTQ1	Active	Production	WSO (DSG) 8	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	11B
TPS22965NQWDSGTQ1.A	Active	Production	WSO (DSG) 8	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	11B
TPS22965NTDSGRQ1	Active	Production	WSO (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZDXI
TPS22965NTDSGRQ1.A	Active	Production	WSO (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZDXI
TPS22965QWDSGRQ1	Active	Production	WSO (DSG) 8	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	11A
TPS22965QWDSGRQ1.A	Active	Production	WSO (DSG) 8	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	11A
TPS22965QWDSGTQ1	Active	Production	WSO (DSG) 8	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	11A
TPS22965QWDSGTQ1.A	Active	Production	WSO (DSG) 8	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	11A
TPS22965TDSGRQ1	Active	Production	WSO (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZYE
TPS22965TDSGRQ1.A	Active	Production	WSO (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZYE
TPS22965TDSGTQ1	Active	Production	WSO (DSG) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZYE
TPS22965TDSGTQ1.A	Active	Production	WSO (DSG) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZYE

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF TPS22965-Q1 :

- Catalog : [TPS22965](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22965NQWDSGRQ1	WSO	DSG	8	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965NQWDSGTQ1	WSO	DSG	8	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965NTDSGRQ1	WSO	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22965QWDSGRQ1	WSO	DSG	8	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965QWDSGTQ1	WSO	DSG	8	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965TDSGRQ1	WSO	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22965TDSGTQ1	WSO	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22965NQWDSGRQ1	WSON	DSG	8	3000	213.0	191.0	35.0
TPS22965NQWDSGTQ1	WSON	DSG	8	250	213.0	191.0	35.0
TPS22965NTDSGRQ1	WSON	DSG	8	3000	210.0	185.0	35.0
TPS22965QWDSGRQ1	WSON	DSG	8	3000	213.0	191.0	35.0
TPS22965QWDSGTQ1	WSON	DSG	8	250	213.0	191.0	35.0
TPS22965TDSGRQ1	WSON	DSG	8	3000	210.0	185.0	35.0
TPS22965TDSGTQ1	WSON	DSG	8	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW


DSG 8

WSON - 0.8 mm max height

2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4224783/A

EXAMPLE BOARD LAYOUT


DSG0008B

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4222124/E 05/2020


NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

DSG0008B

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD





SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4222124/E 05/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4218900/E 08/2022


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


DSG0008A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218900/E 08/2022


NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

DSG0008A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4218900/E 08/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月