



TPS22919-Q1 5.5V、1.5A、90mΩ 自己保護ロード・スイッチ

1 特長

- 車載アプリケーションに対応
- AEC-Q100認定済み
 - デバイス温度グレード 1: 動作時周囲温度範囲 $-40^{\circ}\text{C} \sim 125^{\circ}\text{C}$
- 入力動作電圧範囲 (V_{IN}): $1.6\text{V} \sim 5.5\text{V}$
- 最大連続電流 (I_{MAX}): 1.5A
- オン抵抗 (R_{ON})
 - $5V_{\text{IN}}$: 89mΩ (標準値)
 - $3.6V_{\text{IN}}$: 90mΩ (標準値)
 - $1.8V_{\text{IN}}$: 105mΩ (標準値)
- 出力短絡保護 (I_{SC}): 3A (標準値)
- 低消費電力
 - オン状態 (I_{Q}): 8μA (標準値)
 - オフ状態 (I_{SD}): 2nA (標準値)
- ON ピンのスマート・プルダウン (R_{PD})
 - $\text{ON} \geq V_{\text{IH}}$ (I_{ON}): 100nA (最大値)
 - $\text{ON} \leq V_{\text{IL}}$ (R_{PD}): 530kΩ (標準値)
- 低速のターンオン・タイミングによる突入電流制限 (t_{ON})
 - 5.0V のターンオン時間 (t_{ON}): $3.2\text{mV}/\mu\text{s}$ で 1.95ms
 - 3.6V のターンオン時間 (t_{ON}): $2.7\text{mV}/\mu\text{s}$ で 1.75ms
 - 1.8V のターンオン時間 (t_{ON}): $1.8\text{mV}/\mu\text{s}$ で 1.5ms
- 出力放電および立ち下がり時間を変更可能

– 内部 QOD 抵抗 = 24Ω (標準値)

2 アプリケーション

- インフォテインメントおよびクラスタ・ヘッド・ユニット
- 車載クラスタ・ディスプレイ
- ADAS サラウンド・ビュー・システムの ECU
- ボディ・コントロール・モジュールおよびゲートウェイ

3 概要

TPS22919-Q1 は、スルー・レート制御機能付きの小型シングル・チャネル負荷スイッチです。このデバイスは、 $1.6\text{V} \sim 5.5\text{V}$ の入力電圧範囲で動作でき、最大 1.5A の連続電流をサポートできる N チャンネル MOSFET を内蔵しています。


スイッチのオン状態はデジタル入力により制御され、この入力は低電圧の制御信号と直接接続できます。電源が最初に印加されたときには、スマート・プルダウンを使用して、システムのシーケンシングが完了するまで、ON ピンがフローティング状態になることが防止されます。ピンが意図的に HIGH ($> V_{\text{IH}}$) に駆動されると、不必要な電力損失を避けるため、スマート・プルダウンは切断されます。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ (公称)
TPS22919-Q1	SC-70 (6)	2.1mm×2.0mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

概略回路図



目次

1	特長	1	9.1	Overview	13
2	アプリケーション	1	9.2	Functional Block Diagram	13
3	概要	1	9.3	Feature Description	14
4	改訂履歴	2	9.4	Device Functional Modes	15
5	概要 (続き)	3	10	Application and Implementation	16
6	Pin Configuration and Functions	4	10.1	Application Information	16
7	Specifications	5	10.2	Typical Application	16
7.1	Absolute Maximum Ratings	5	11	Power Supply Recommendations	18
7.2	ESD Ratings	5	12	Layout	19
7.3	Recommended Operating Conditions	5	12.1	Layout Guidelines	19
7.4	Thermal Information	5	12.2	Layout Example	19
7.5	Electrical Characteristics	5	12.3	Thermal Considerations	19
7.6	Switching Characteristics	6	13	デバイスおよびドキュメントのサポート	20
7.7	Typical Characteristics	8	13.1	商標	20
8	Parameter Measurement Information	12	13.2	静電気放電に関する注意事項	20
8.1	Test Circuit and Timing Waveforms Diagrams	12	13.3	Glossary	20
9	Detailed Description	13	14	メカニカル、パッケージ、および注文情報	20

4 改訂履歴


日付	リビジョン	注
2020 年 1 月	*	初版

5 概要 (続き)

また、TPS22919-Q1 負荷スイッチには自己保護機能があり、デバイスの出力が短絡した場合も自身を保護できます。サーマル・シャットダウン機能もあり、過熱による損傷を防止します。

TPS22919-Q1 は標準の SC-70 パッケージで供給され、 -40°C ～ 125°C の接合部温度範囲で動作が規定されています。

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	IN	I	Switch input.
2	GND	—	Device ground.
3	ON	I	Active high switch control input. Do not leave floating.
4	NC	—	No connect pin, leave floating.
5	QOD	O	Quick Output Discharge pin. This functionality can be enabled in one of three ways. - Placing an external resistor between VOUT and QOD - Tying QOD directly to VOUT and using the internal resistor value (R_{PD}) - Disabling QOD by leaving pin floating See the Fall Time (t_{FALL}) and Quick Output Discharge (QOD) section for more information.
6	VOUT	O	Switch output.

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{IN}	Maximum Input Voltage Range	−0.3	6	V
V _{OUT}	Maximum Output Voltage Range	−0.3	6	V
V _{ON}	Maximum ON Pin Voltage Range	−0.3	6	V
V _{QOD}	Maximum QOD Pin Voltage Range	−0.3	6	V
I _{MAX}	Maximum Continuous Current		1.5	A
I _{PLS}	Maximum Pulsed Current (2 ms, 2% Duty Cycle)		2.5	A
T _J	Junction temperature	Internally Limited		°C
T _{STG}	Storage temperature	−65	150	°C
T _{LEAD}	Maximum Lead Temperature (10 s soldering time)		300	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
		Charged device model (CDM), per AEC Q100-011	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V _{IN}	Input Voltage Range	1.6		5.5	V
V _{OUT}	Output Voltage Range	0		5.5	V
V _{IH}	ON Pin High Voltage Range	1		5.5	V
V _{IL}	ON Pin Low Voltage Range	0		0.35	V
T _A	Ambient Temperature	−40		125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS22919-Q1	UNIT
		DCK (SC-70)	
		PINS	
R _{θJA}	Junction-to-ambient thermal resistance	214.2	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	147.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	75.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	58.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	75.0	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

Typical values at V_{IN} = 3.6V unless otherwise specified

PARAMETER	TEST CONDITIONS	T _J	MIN	TYP	MAX	UNIT
Input Supply (VIN)						

Electrical Characteristics (continued)

Typical values at VIN = 3.6V unless otherwise specified

PARAMETER		TEST CONDITIONS		T _J	MIN	TYP	MAX	UNIT
I _Q , V _{IN}	VIN Quiescent Current	V _{ON} ≥ V _{IH} , V _{OUT} = Open		25°C	8	15		μA
				-40°C to 125°C		20		μA
I _{SD} , V _{IN}	VIN Shutdown Current	V _{ON} ≤ V _{IL} , V _{OUT} = GND		25°C	2	20		nA
				-40°C to 125°C		800		nA
ON-Resistance (RON)								
R _{ON}	ON-State Resistance	I _{OUT} = -200 mA	V _{IN} = 5 V	25°C	89	125		mΩ
				-40°C to 85°C		150		mΩ
				-40°C to 105°C		175		mΩ
				-40°C to 125°C		200		mΩ
			V _{IN} = 3.6 V	25°C	90	150		mΩ
				-40°C to 85°C		200		mΩ
				-40°C to 105°C		225		mΩ
				-40°C to 125°C		250		mΩ
			V _{IN} = 1.8 V	25°C	105	300		mΩ
				-40°C to 85°C		330		mΩ
				-40°C to 105°C		340		mΩ
				-40°C to 125°C		350		mΩ
Output Short Protection (ISC)								
I _{SC}	Short Circuit Current Limit	V _{OUT} ≤ V _{IN} - 1.5 V	-40°C to 125°C	3			A	
		V _{OUT} ≤ V _{SC}	-40°C to 125°C	30	500	900	mA	
V _{SC}	Output Short Detection Threshold	V _{IN} - V _{OUT}	-40°C to 125°C	0.3	0.36	0.46	V	
t _{SC}	Output Short Reponse Time	V _{IN} = 1.6V to 5.5V, 10mΩ short applied	-40°C to 125°C	2			μs	
T _{SD}	Thermal Shutdown		Rising	180			°C	
			Falling	145			°C	
Enable Pin (ON)								
I _{ON}	ON Pin Leakage	V _{ON} ≥ V _{IH}	-40°C to 125°C		100		nA	
R _{PD, ON}	Smart Pull Down Resistance	V _{ON} ≤ V _{IL}	-40°C to 125°C		530		kΩ	
Quick-output Discharge (QOD)								
R _{PD, QOD}	QOD Pin Internal Discharge Resistance	V _{ON} ≤ V _{IL}	-40°C to 125°C		24		Ω	

7.6 Switching Characteristics

Unless otherwise noted, the typical characteristics in the following table apply to an input voltage of 3.6V, an ambient temperature of 25°C, and a load of CL = 0.1 μF, RL = 100 Ω

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
tON	Turn ON Time	VIN = 5.0 V		1950		μs
		VIN = 3.6 V		1750		μs
		VIN = 1.8 V		1500		μs
tR	Output Rise Time	VIN = 5.0 V		1280		μs
		VIN = 3.6 V		1100		μs
		VIN = 1.8 V		750		μs
SRON	Turn ON Slew Rate	VIN = 5.0 V		3.2		mV/μs
		VIN = 3.6 V		2.7		mV/μs
		VIN = 1.8 V		1.8		mV/μs
tOFF	Turn OFF Time	VIN = 1.8 V to 5.0V RL = 100Ω, CL = 0.1μF		6		μs

Switching Characteristics (continued)

Unless otherwise noted, the typical characteristics in the following table apply to an input voltage of 3.6V, an ambient temperature of 25°C, and a load of $C_L = 0.1 \mu\text{F}$, $R_L = 100 \Omega$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{FALL}	Output Fall Time (1)	$R_L = 100\Omega$	$C_L = 0.1\mu\text{F}$, $R_{\text{QOD}} = \text{Short}$		10		μs
		$R_L = \text{Open}$ (2)	$C_L = 10\mu\text{F}$, $R_{\text{QOD}} = \text{Short}$		0.4		ms
			$C_L = 10\mu\text{F}$, $R_{\text{QOD}} = 100 \Omega$		3.5		ms
			$C_L = 100\mu\text{F}$, $R_{\text{QOD}} = \text{Short}$		4		ms

(1) Output may not discharge completely if QOD is not connected to VOUT

(2) See the *Timing Application* section for information on how R_L and C_L affect Fall Time.

7.7 Typical Characteristics




图 1. Shutdown Current vs Input Voltage




图 2. Quiescent Current vs Input Voltage




图 3. On-Resistance vs Junction Temperature




图 4. QOD Resistance vs Input Voltage




图 5. V_{IH}/V_{IL} vs Junction Temperature




图 6. ON Pull Down Resistance vs Junction Temperature

Typical Characteristics (continued)




Figure 7. Turn ON Time vs Input Voltage




Figure 8. Rise Time vs Input Voltage




Figure 9. Output Slew Rate vs Input Voltage




Figure 10. Turn ON Time vs Input Voltage Across Load Capacitance




Figure 11. Rise Time vs Input Voltage Across Load Capacitance











Figure 12. Slew Rate vs Input Voltage Across Load Capacitance

Typical Characteristics (continued)

Figure 13. Turn ON Time vs Input Voltage Across Load Resistance

Figure 14. Rise Time vs Input Voltage Across Load Resistance

Figure 15. Output Slew Rate vs Input Voltage Across Load Resistance

Figure 16. Turn OFF Time vs Input Voltage

Figure 17. Fall Time vs Input Voltage

Typical Characteristics (continued)




Typical Characteristics (continued)



8 Parameter Measurement Information

8.1 Test Circuit and Timing Waveforms Diagrams



- (1) Rise and fall times of the control signal are 100 ns
- (2) Turn-off times and fall times are dependent on the time constant at the load. For the TPS22919-Q1 devices, the internal pull-down resistance QOD is enabled when the switch is disabled. The time constant is $(R_{QOD} + R_{PD,QOD} \parallel R_L) \times C_L$.

Figure 26. Test Circuit




Figure 27. Timing Waveforms

9 Detailed Description


9.1 Overview

The TPS22919-Q1 device is a 5.5-V, 1.5-A load switch in a 6-pin SOT-23 package. To reduce voltage drop for low voltage and high current rails, the device implements a low resistance N-channel MOSFET which reduces the drop out voltage across the device.

The TPS22919-Q1 device has a slow slew rate which helps reduce or eliminate power supply droop because of large inrush currents. Furthermore, the device features a QOD pin, which allows the configuration of the discharge rate of VOUT once the switch is disabled. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, driver, charge pump, and output discharge FET eliminates the need for any external components which reduces solution size and bill of materials (BOM) count.

The TPS22919-Q1 load switch is also self-protected, meaning that it will protect itself from short circuit events on the output of the device. It also has thermal shutdown to prevent any damage from overheating.

9.2 Functional Block Diagram



ADVANCE INFORMATION

9.3 Feature Description

9.3.1 On and Off Control

The ON pin controls the state of the switch. The ON pin is compatible with standard GPIO logic threshold so it can be used in a wide variety of applications. When power is first applied to VIN, a Smart Pull Down is used to keep the ON pin from floating until the system sequencing is complete. Once the ON pin is deliberately driven high ($\geq V_{IH}$), the Smart Pull Down is disconnected to prevent unnecessary power loss. See [表 1](#) when the ON Pin Smart Pull Down is active.

表 1. Smart-ON Pull Down

VON	Pull Down
$\leq V_{IL}$	Connected
$\geq V_{IH}$	Disconnected

9.3.2 Output Short Circuit Protection (I_{SC})

The device will limit current to the output in case of output shorts. When a short occurs, the large VIN to VOUT voltage drop causes the switch to limit the output current (I_{SC}) within (t_{SC}). When the output is below the hard short threshold (V_{SC}), a lower limit is used to minimize the power dissipation while the fault is present. The device will continue to limit the current until it reaches its thermal shutdown temperature. At this time, the device will turn off until its temperature has lowered by the thermal hysteresis (35°C typical) before turning on again.




图 28. Output Short Circuit Current Limit




图 29. Output Short Circuit Response

9.3.3 Fall Time (t_{FALL}) and Quick Output Discharge (QOD)

The TPS22919-Q1 device includes a QOD pin that can be configured in one of three ways:

- QOD pin shorted to VOUT pin. Using this method, the discharge rate after the switch becomes disabled is controlled with the value of the internal resistance QOD ($R_{PD,QOD}$).
- QOD pin connected to VOUT pin using an external resistor R_{QOD} . After the switch becomes disabled, the discharge rate is controlled by the value of the total discharge resistance. To adjust the total discharge resistance, [式 1](#) can be used:

$$R_{DIS} = R_{PD,QOD} + R_{QOD}$$

Where:

- R_{DIS} = Total output discharge resistance (Ω)

- $R_{PD,QOD}$ = Internal pulldown resistance (Ω)
- R_{QOD} = External resistance placed between the VOUT and QOD pins (Ω) (1)
- QOD pin is unused and left floating. Using this method, there will be no quick output discharge functionality, and the output will remain floating after the switch is disabled.

The fall times of the device depend on many factors including the total discharge resistance (R_{DIS}) and the output capacitance (C_L). To calculate the approximate fall time of V_{OUT} use 式 2.

$$t_{FALL} = 2.2 \times (R_{DIS} \parallel R_L) \times C_L$$

Where:

- t_{FALL} = Output Fall Time from 90% to 10% (μs)
- R_{DIS} = Total QOD + R_{QOD} Resistance (Ω)
- R_L = Output Load Resistance (Ω)
- C_L = Output Load Capacitance (μF) (2)

9.3.3.1 QOD When System Power is Removed

The adjustable QOD can be used to control the power down sequencing of a system even when the system power supply is removed. When the power is removed, the input capacitor discharges at V_{IN} . Past a certain V_{IN} level, the strength of the R_{PD} will be reduced. If there is still remaining charge on the output capacitor, this will result in longer fall times. For further information regarding this condition, see the [Setting Fall Time for Shutdown Power Sequencing](#) section.

9.4 Device Functional Modes

表 2 describes the connection of the VOUT pin depending on the state of the ON pin as well as the various QOD pin configurations.

表 2. VOUT Connection

ON	QOD CONFIGURATION	TPS22919-Q1 VOUT
L	QOD pin connected to VOUT with R_{QOD}	GND ($R_{PD, QOD} + R_{QOD}$)
L	QOD pin tied to VOUT directly	GND ($R_{PD, QOD}$)
L	QOD pin left open	Floating
H	N/A	VIN

10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications.

10.2 Typical Application

This typical application demonstrates how the TPS22919-Q1 devices can be used to power downstream modules.




图 30. Typical Application Schematic

10.2.1 Design Requirements

For this design example, use the values listed in 表 3 as the design parameters:

表 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage (V_{IN})	3.6 V
Load Current / Resistance (R_L)	1 k Ω
Load Capacitance (C_L)	47 μ F
Minimum Fall Time (t_F)	40 ms
Maximum Inrush Current (I_{RUSH})	150 mA

10.2.2 Detailed Design Procedure

10.2.2.1 Limiting Inrush Current

Use 式 3 to find the maximum slew rate value to limit inrush current for a given capacitance:

$$(\text{Slew Rate}) = I_{\text{RUSH}} \div C_L$$

where

- I_{INRUSH} = maximum acceptable inrush current (mA)
- C_L = capacitance on VOUT (μF)
- Slew Rate = Output Slew Rate during turn on (mV/ μs)

(3)

Based on 式 3, the required slew rate to limit the inrush current to 150 mA is 3.2 mV/ μs . The TPS22919-Q1 has a slew rate of 2.3 mV/ μs , so the inrush current will be below 150 mA.

10.2.2.2 Setting Fall Time for Shutdown Power Sequencing

Microcontrollers and processors often have a specific shutdown sequence in which power must be removed. Using the adjustable Quick Output Discharge function of the TPS22919-Q1 device, adding a load switch to each power rail can be used to manage the power down sequencing. To determine the QOD values for each load switch, first confirm the power down order of the device you wish to power sequence. Be sure to check if there are voltage or timing margins that must be maintained during power down.

Once the required fall time is determined, the maximum external discharge resistance (R_{DIS}) value can be found using 式 2:

$$t_{\text{FALL}} = 2.2 \times (R_{\text{DIS}} \parallel R_L) \times C_L \quad (4)$$

$$R_{\text{DIS}} = 630 \, \Omega \quad (5)$$


式 1 can then be used to calculate the R_{QOD} resistance needed to achieve a particular discharge value:

$$R_{\text{DIS}} = QOD + R_{\text{QOD}} \quad (6)$$

$$R_{\text{QOD}} = 600 \, \Omega \quad (7)$$

To ensure a fall time greater than, choose an R_{QOD} value greater than 600 Ω .

10.2.2.3 Application Curves



A.

$$C_L = 47 \mu\text{F}$$

图 31. Fall Time ($R_{\text{QOD}} = 1 \text{ k}\Omega$)

11 Power Supply Recommendations

The device is designed to operate with a VIN range of 1.6 V to 5.5 V. The VIN power supply must be well regulated and placed as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance (C_{IN}) of 1 μ F is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input.

12 Layout

12.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects.

12.2 Layout Example




图 32. Recommended Board Layout

12.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use 式 8:

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{\theta_{JA}}$$

where

- $P_{D(MAX)}$ = maximum allowable power dissipation
- $T_{J(MAX)}$ = maximum allowable junction temperature (125°C for the TPS22919-Q1 devices)
- T_A = ambient temperature of the device
- θ_{JA} = junction to air thermal impedance. Refer to the Thermal Parameters table. This parameter is highly dependent upon board layout.

(8)

13 デバイスおよびドキュメントのサポート

13.1 商標

All trademarks are the property of their respective owners.

13.2 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

13.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS22919QDCKRQ1	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1H2
TPS22919QDCKRQ1.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1H2

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS22919-Q1 :

- Catalog : [TPS22919](#)

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22919QDCKRQ1	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22919QDCKRQ1	SC70	DCK	6	3000	180.0	180.0	18.0



SOT - 1.1 max height

Technical drawing of a 12-pin D-subminiature connector. The drawing includes three views: a front view, a side view, and a detail view of the pin and seating area.

Front View Dimensions:

- Overall width: 2.4 (1.8)
- Pin 1 INDEX AREA: 1.4 (1.1)
- Pin 1: 0.65
- Pin 2: 0.65
- Pin 3: 0.65
- Pin 4: 0.65
- Pin 5: 0.65
- Pin 6: 0.65
- Pin 7: 0.65
- Pin 8: 0.65
- Pin 9: 0.65
- Pin 10: 0.65
- Pin 11: 0.65
- Pin 12: 0.65
- Pin 13: 0.65
- Pin 14: 0.65
- Pin 15: 0.65
- Pin 16: 0.65
- Pin 17: 0.65
- Pin 18: 0.65
- Pin 19: 0.65
- Pin 20: 0.65
- Pin 21: 0.65
- Pin 22: 0.65
- Pin 23: 0.65
- Pin 24: 0.65
- Pin 25: 0.65
- Pin 26: 0.65
- Pin 27: 0.65
- Pin 28: 0.65
- Pin 29: 0.65
- Pin 30: 0.65
- Pin 31: 0.65
- Pin 32: 0.65
- Pin 33: 0.65
- Pin 34: 0.65
- Pin 35: 0.65
- Pin 36: 0.65
- Pin 37: 0.65
- Pin 38: 0.65
- Pin 39: 0.65
- Pin 40: 0.65
- Pin 41: 0.65
- Pin 42: 0.65
- Pin 43: 0.65
- Pin 44: 0.65
- Pin 45: 0.65
- Pin 46: 0.65
- Pin 47: 0.65
- Pin 48: 0.65
- Pin 49: 0.65
- Pin 50: 0.65
- Pin 51: 0.65
- Pin 52: 0.65
- Pin 53: 0.65
- Pin 54: 0.65
- Pin 55: 0.65
- Pin 56: 0.65
- Pin 57: 0.65
- Pin 58: 0.65
- Pin 59: 0.65
- Pin 60: 0.65
- Pin 61: 0.65
- Pin 62: 0.65
- Pin 63: 0.65
- Pin 64: 0.65
- Pin 65: 0.65
- Pin 66: 0.65
- Pin 67: 0.65
- Pin 68: 0.65
- Pin 69: 0.65
- Pin 70: 0.65
- Pin 71: 0.65
- Pin 72: 0.65
- Pin 73: 0.65
- Pin 74: 0.65
- Pin 75: 0.65
- Pin 76: 0.65
- Pin 77: 0.65
- Pin 78: 0.65
- Pin 79: 0.65
- Pin 80: 0.65
- Pin 81: 0.65
- Pin 82: 0.65
- Pin 83: 0.65
- Pin 84: 0.65
- Pin 85: 0.65
- Pin 86: 0.65
- Pin 87: 0.65
- Pin 88: 0.65
- Pin 89: 0.65
- Pin 90: 0.65
- Pin 91: 0.65
- Pin 92: 0.65
- Pin 93: 0.65
- Pin 94: 0.65
- Pin 95: 0.65
- Pin 96: 0.65
- Pin 97: 0.65
- Pin 98: 0.65
- Pin 99: 0.65
- Pin 100: 0.65


Side View Dimensions:

- Overall height: 1.1 (0.8)
- Pin 1: 0.65
- Pin 2: 0.65
- Pin 3: 0.65
- Pin 4: 0.65
- Pin 5: 0.65
- Pin 6: 0.65
- Pin 7: 0.65
- Pin 8: 0.65
- Pin 9: 0.65
- Pin 10: 0.65
- Pin 11: 0.65
- Pin 12: 0.65
- Pin 13: 0.65
- Pin 14: 0.65
- Pin 15: 0.65
- Pin 16: 0.65
- Pin 17: 0.65
- Pin 18: 0.65
- Pin 19: 0.65
- Pin 20: 0.65
- Pin 21: 0.65
- Pin 22: 0.65
- Pin 23: 0.65
- Pin 24: 0.65
- Pin 25: 0.65
- Pin 26: 0.65
- Pin 27: 0.65
- Pin 28: 0.65
- Pin 29: 0.65
- Pin 30: 0.65
- Pin 31: 0.65
- Pin 32: 0.65
- Pin 33: 0.65
- Pin 34: 0.65
- Pin 35: 0.65
- Pin 36: 0.65
- Pin 37: 0.65
- Pin 38: 0.65
- Pin 39: 0.65
- Pin 40: 0.65
- Pin 41: 0.65
- Pin 42: 0.65
- Pin 43: 0.65
- Pin 44: 0.65
- Pin 45: 0.65
- Pin 46: 0.65
- Pin 47: 0.65
- Pin 48: 0.65
- Pin 49: 0.65
- Pin 50: 0.65
- Pin 51: 0.65
- Pin 52: 0.65
- Pin 53: 0.65
- Pin 54: 0.65
- Pin 55: 0.65
- Pin 56: 0.65
- Pin 57: 0.65
- Pin 58: 0.65
- Pin 59: 0.65
- Pin 60: 0.65
- Pin 61: 0.65
- Pin 62: 0.65
- Pin 63: 0.65
- Pin 64: 0.65
- Pin 65: 0.65
- Pin 66: 0.65
- Pin 67: 0.65
- Pin 68: 0.65
- Pin 69: 0.65
- Pin 70: 0.65
- Pin 71: 0.65
- Pin 72: 0.65
- Pin 73: 0.65
- Pin 74: 0.65
- Pin 75: 0.65
- Pin 76: 0.65
- Pin 77: 0.65
- Pin 78: 0.65
- Pin 79: 0.65
- Pin 80: 0.65
- Pin 81: 0.65
- Pin 82: 0.65
- Pin 83: 0.65
- Pin 84: 0.65
- Pin 85: 0.65
- Pin 86: 0.65
- Pin 87: 0.65
- Pin 88: 0.65
- Pin 89: 0.65
- Pin 90: 0.65
- Pin 91: 0.65
- Pin 92: 0.65
- Pin 93: 0.65
- Pin 94: 0.65
- Pin 95: 0.65
- Pin 96: 0.65
- Pin 97: 0.65
- Pin 98: 0.65
- Pin 99: 0.65
- Pin 100: 0.65


Detail View Dimensions:

- Pin 1: 0.65
- Pin 2: 0.65
- Pin 3: 0.65
- Pin 4: 0.65
- Pin 5: 0.65
- Pin 6: 0.65
- Pin 7: 0.65
- Pin 8: 0.65
- Pin 9: 0.65
- Pin 10: 0.65
- Pin 11: 0.65
- Pin 12: 0.65
- Pin 13: 0.65
- Pin 14: 0.65
- Pin 15: 0.65
- Pin 16: 0.65
- Pin 17: 0.65
- Pin 18: 0.65
- Pin 19: 0.65
- Pin 20: 0.65
- Pin 21: 0.65
- Pin 22: 0.65
- Pin 23: 0.65
- Pin 24: 0.65
- Pin 25: 0.65
- Pin 26: 0.65
- Pin 27: 0.65
- Pin 28: 0.65
- Pin 29: 0.65
- Pin 30: 0.65
- Pin 31: 0.65
- Pin 32: 0.65
- Pin 33: 0.65
- Pin 34: 0.65
- Pin 35: 0.65
- Pin 36: 0.65
- Pin 37: 0.65
- Pin 38: 0.65
- Pin 39: 0.65
- Pin 40: 0.65
- Pin 41: 0.65
- Pin 42: 0.65
- Pin 43: 0.65
- Pin 44: 0.65
- Pin 45: 0.65
- Pin 46: 0.65
- Pin 47

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
4. Falls within JEDEC MO-203 variation AB.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X




SOLDER MASK DETAILS

4214835/D 11/2024

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 THICK STENCIL
 SCALE:18X

4214835/D 11/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated