

TMUX810x 100V、平坦な R_{ON} 、ラッチアップ・フリー、1.8V ロジック対応、シングル 8 : 1 およびデュアル 4 : 1 マルチプレクサ

1 特長

- 広い電源電圧範囲:
 - デュアル電源: $\pm 10V \sim \pm 50V$
 - 単一電源: $10V \sim 100V$
 - 非対称のデュアル電源動作
- 電源電圧範囲全体にわたって安定したパラメータ特性
- ラッチアップ・フリー
- 低いクロストーク: $-110dB$
- 低い入力リーク: $40pA$
- 良好なオン抵抗平坦性: 0.5Ω
- 追加のロジック電源 (V_L) が不要
- 1.8V ロジック対応
- フェイルセーフ・ロジック: 電源から独立して最大 48V
- ロジック・ピンにプルダウン抵抗を内蔵
- 双方向の信号パス
- ブレイク・ビフォー・メイクのスイッチング動作
- 広い動作温度範囲 (T_A): $-40^\circ C \sim 125^\circ C$
- 業界標準の TSSOP と小型の WQFN パッケージ

2 アプリケーション

- 高電圧双方向スイッチング
- アナログおよびデジタルの多重化 / 多重分離
- 半導体試験用機器
- LCD 試験装置
- バッテリー試験装置
- データ・アキュイジション・システム (DAQ)
- デジタル・マルチメータ (DMM)
- ファクトリ・オートメーション / 制御
- プログラマブル・ロジック・コントローラ (PLC)
- アナログ入力モジュール

3 概要

TMUX8108 と TMUX8109 は 8:1 (シングルエンド) および 4:1 (差動) 構成の最新の高電圧対応アナログ・マルチプレクサです。これらのデバイスは、デュアル電源、単一電源、または最大 100V の非対称電源で正常に動作します。TMUX810x デバイスは、電源電圧範囲全体にわたって安定したアナログ・パラメータ特性を示します。TMUX8108 と TMUX8109 は、ソース (S_x) ピンとドレイン (D_x) ピンでの双方向アナログおよびデジタル信号をサポートしています。


すべてのロジック入力は 1.8V、3.3V、5V のロジック・レベルに対応しており、最高 48V の電圧に接続可能であるため、制御信号電圧について柔軟なシステムを実現します。フェイルセーフ・ロジック回路によって、電源ピンよりも先にロジック・ピンに電圧が印加されるため、デバイスへの損傷の可能性が避けられます。

このデバイス・ファミリーは、ラッチアップ・フリーであるため、デバイス内の寄生構造間の好ましくない大電流イベントを防止できます。ラッチアップ状態は通常、電源レールがオフにされるまで継続するため、デバイスの故障の原因となる場合があります。ラッチアップ・フリーという特長により、このマルチプレクサ・ファミリーは過酷な環境でも使用できます。

パッケージ情報

部品番号 ⁽¹⁾	パッケージ ⁽²⁾	パッケージ・サイズ ⁽³⁾
TMUX8108	PW (TSSOP, 16)	5mm × 6.4mm
TMUX8109	RUM (WQFN, 16)	4mm × 4mm

- 製品比較表を参照してください。
- 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。



TMUX8108 と TMUX8109 のブロック図



Table of Contents

1 特長	1	8.5 Enable Turn-on and Turn-off Time.....	20
2 アプリケーション	1	8.6 Transition Time.....	20
3 概要	1	8.7 Charge Injection.....	21
4 Revision History	2	8.8 Off Isolation.....	21
5 Device Comparison Table	3	8.9 Crosstalk.....	22
6 Pin Configuration and Functions	3	8.10 Bandwidth.....	23
7 Specifications	5	8.11 THD + Noise.....	23
7.1 Absolute Maximum Ratings: TMUX810x Devices.....	5	9 Detailed Description	25
7.2 ESD Ratings.....	5	9.1 Overview.....	25
7.3 Recommended Operating Conditions:		9.2 Functional Block Diagram.....	25
TMUX810x Devices.....	6	9.3 Feature Description.....	25
7.4 Thermal Information.....	6	9.4 Device Functional Modes.....	27
7.5 Electrical Characteristics (Global): TMUX810x		10 Application and Implementation	28
Devices.....	7	10.1 Application Information.....	28
7.6 Electrical Characteristics (±15-V Dual Supply).....	7	10.2 Typical Application.....	28
7.7 Electrical Characteristics (±36-V Dual Supply).....	8	10.3 Power Supply Recommendations.....	30
7.8 Electrical Characteristics (±50-V Dual Supply).....	9	10.4 Layout.....	30
7.9 Electrical Characteristics (72-V Single Supply).....	10	11 Device and Documentation Support	33
7.10 Electrical Characteristics (100-V Single Supply).....	11	11.1 Documentation Support.....	33
7.11 Switching Characteristics: TMUX810x Devices.....	12	11.2 ドキュメントの更新通知を受け取る方法.....	33
7.12 Typical Characteristics.....	13	11.3 サポート・リソース.....	33
8 Parameter Measurement Information	18	11.4 Trademarks.....	33
8.1 On-Resistance.....	18	11.5 静電気放電に関する注意事項.....	33
8.2 Off-Leakage Current.....	18	11.6 用語集.....	33
8.3 On-Leakage Current.....	19	12 Mechanical, Packaging, and Orderable	
8.4 Break-Before-Make Delay.....	19	Information	33

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (December 2021) to Revision B (August 2023)	Page
• RUM パッケージのステータスをプレビューからアクティブに変更	1
Changes from Revision * (September 2021) to Revision A (December 2021)	Page
• データシートのステータスを以下のように変更:「事前情報」から「量産データ」	1

5 Device Comparison Table

PRODUCT	DESCRIPTION
TMUX8108	Single channel 8:1 multiplexer
TMUX8109	Dual channel 4:1 multiplexer

6 Pin Configuration and Functions




图 6-1. PW Package, 16-Pin TSSOP (Top View)






图 6-2. RUM Package 16-Pin WQFN (Top View)

表 6-1. Pin Functions: TMUX8108

PIN			TYPE ⁽¹⁾	DESCRIPTION
NAME	TSSOP	WQFN		
A0	1	15	I	Logic control input address 0 (A0).
EN	2	16	I	Active high digital enable (EN) pin. The device is disabled and all switches become high impedance when the pin is low. When the pin is high, the Ax logic inputs determine individual switch states.
V _{SS}	3	1	P	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{SS} and GND.
S1	4	2	I/O	Source pin 1. Can be an input or output.
S2	5	3	I/O	Source pin 2. Can be an input or output.
S3	6	4	I/O	Source pin 3. Can be an input or output.
S4	7	5	I/O	Source pin 4. Can be an input or output.
D	8	6	I/O	Drain pin. Can be an input or output.
S8	9	7	I/O	Source pin 8. Can be an input or output.
S7	10	8	I/O	Source pin 7. Can be an input or output.
S6	11	9	I/O	Source pin 6. Can be an input or output.
S5	12	10	I/O	Source pin 5. Can be an input or output.
V _{DD}	13	11	P	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} and GND.
GND	14	12	P	Ground (0 V) reference
A2	15	13	I	Logic control input address 2 (A2).
A1	16	14	I	Logic control input address 1 (A1).
Thermal Pad			—	The thermal pad is not connected internally. It is recommended to tie the pad to GND or VSS for the best performance.

(1) I = input, O = output, I/O = input and output, P = power


 **6-3. PW Package, 16-Pin TSSOP (Top View)**

 **6-4. RUM Package, 16-Pin WQFN (Top View)**
表 6-2. Pin Functions: TMUX8109

NAME	PIN		TYPE ⁽¹⁾	DESCRIPTION
	TSSOP	WQFN		
A0	1	15	I	Logic control input address 0 (A0).
EN	2	16	I	Active high digital enable (EN) pin. The device is disabled and all switches become high impedance when the pin is low. When the pin is high, the Ax logic inputs determine individual switch states.
V _{SS}	3	1	P	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{SS} and GND.
S1A	4	2	I/O	Source pin 1A. Can be an input or output.
S2A	5	3	I/O	Source pin 2A. Can be an input or output.
S3A	6	4	I/O	Source pin 3A. Can be an input or output.
S4A	7	5	I/O	Source pin 4A. Can be an input or output.
DA	8	6	I/O	Drain terminal A. Can be an input or output.
DB	9	7	I/O	Drain terminal B. Can be an input or output.
S4B	10	8	I/O	Source pin 4B. Can be an input or output.
S3B	11	9	I/O	Source pin 3B. Can be an input or output.
S2B	12	10	I/O	Source pin 2B. Can be an input or output.
S1B	13	11	I/O	Source pin 1B. Can be an input or output.
V _{DD}	14	12	P	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} and GND.
GND	15	13	P	Ground (0 V) reference
A1	16	14	I	Logic control input address 1 (A1).
Thermal Pad			—	The thermal pad is not connected internally. It is recommended to tie the pad to GND or VSS for the best performance.

(1) I = input, O = output, I/O = input and output, P = power

7 Specifications

7.1 Absolute Maximum Ratings: TMUX810x Devices

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
$V_{DD}-V_{SS}$	Supply voltage		110	V
V_{DD}		–0.5	110	V
V_{SS}		–110	0.5	V
V_{Ax} or V_{EN}	Logic control input pin voltage (Ax, EN)	–0.5	50	V
I_{Ax} or I_{EN}	Logic control input pin current (Ax, EN)	–30	30	mA
V_S or V_D	Source or drain voltage (Sx, D)	$V_{SS}-2$	$V_{DD}+2$	V
I_{DC} (CONT)	Source or drain continuous current (Sx, D)	–100	100	mA
I_{IK} ⁽²⁾	Diode clamp current at 85°C	–100	100	mA
	Diode clamp current at 125°C	–15	15	mA
T_{stg}	Storage temperature	–65	150	°C
T_A	Ambient temperature	–55	150	°C
T_J	Junction temperature		150	°C
P_{tot} ⁽³⁾	Total power dissipation (TSSOP)		720	mW

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (3) For TSSOP package: P_{tot} derates linearly above $T_A = 70^\circ\text{C}$ by $10.5\text{ mW}/^\circ\text{C}$

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions: TMUX810x Devices

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{DD} - V_{SS}$ ⁽¹⁾	Power supply voltage differential	10		100	V
V_{DD}	Positive power supply voltage	10		100	V
V_S or V_D ⁽²⁾	Signal path input/output voltage (source or drain pin)	V_{SS}		V_{DD}	V
V_A or V_{EN}	Address or enable pin voltage	0		48	V
T_A	Ambient temperature	–40		125	°C
V_S or V_D ⁽²⁾	Signal path input/output voltage (source or drain pin)	V_{SS}		V_{DD}	V
T_A	Ambient temperature	–40		125	°C
I_{DC} 1ch. ⁽³⁾	Continuous current through switch for TSSOP or QFN on 1 channel			100	mA
I_{DC} All ch. ⁽⁴⁾	Continuous current through switch on all channels at the same time, TSSOP package	$T_A = 25^\circ\text{C}$		75	mA
		$T_A = 85^\circ\text{C}$		50	mA
		$T_A = 125^\circ\text{C}$		25	mA

(1) V_{DD} and V_{SS} can be any value as long as $10\text{ V} \leq (V_{DD} - V_{SS}) \leq 100\text{ V}$, and the minimum V_{DD} is met.

(2) V_S or V_D is the voltage on any Source or Drain pins.

(3) Max continuous current shown for a single channel at a time.

(4) Max continuous current shown for all channels at a time. Refer to the maximum power dissipation (P_{tot}) so that the package limitations are not violated.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TMUX8108	TMUX8109	TMUX8108 TMUX8109	UNIT
		PW (TSSOP)	PW (TSSOP)	RUM (QFN)	
		16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	97.0	96.4	41.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	26.7	26.5	25.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.8	43.1	17.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.1	1.1	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	43.1	42.5	17.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	3.2	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics (Global): TMUX810x Devices

over operating free-air temperature range (unless otherwise noted)

typical at $V_{DD} = +36\text{ V}$, $V_{SS} = -36\text{ V}$, $GND = 0\text{ V}$ and $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
LOGIC INPUTS							
V_{IH}	Logic voltage high		-40°C to $+125^\circ\text{C}$	1.3		48	V
V_{IL}	Logic voltage low		-40°C to $+125^\circ\text{C}$	0		0.8	V
I_{IH}	Input leakage current	Logic inputs = 0 V, 5 V, or 48 V	-40°C to $+125^\circ\text{C}$		0.4	3.8	μA
I_{IL}	Input leakage current	Logic inputs = 0 V, 5 V, or 48 V	-40°C to $+125^\circ\text{C}$	-0.2	-0.005		μA
C_{IN}	Logic input capacitance		-40°C to $+125^\circ\text{C}$		3		pF
POWER SUPPLY							
I_{DD}	V_{DD} supply current	Logic inputs = 0 V, 5 V, or 48 V	25°C		250	500	μA
			-40°C to $+85^\circ\text{C}$			500	μA
			-40°C to $+125^\circ\text{C}$			500	μA
I_{SS}	V_{SS} supply current	Logic inputs = 0 V, 5 V, or 48 V	25°C		250	420	μA
			-40°C to $+85^\circ\text{C}$			420	μA
			-40°C to $+125^\circ\text{C}$			420	μA

7.6 Electrical Characteristics ($\pm 15\text{-V}$ Dual Supply)

$V_{DD} = +15\text{ V} \pm 10\%$, $V_{SS} = -15\text{ V} \pm 10\%$, $GND = 0\text{ V}$ (unless otherwise noted)

Typical at $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	$V_S = -10\text{ V}$ to $+10\text{ V}$ $I_D = -5\text{ mA}$	25°C		38	55	Ω
			-40°C to $+85^\circ\text{C}$			75	
			-40°C to $+125^\circ\text{C}$			90	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = -10\text{ V}$ to $+10\text{ V}$ $I_D = -5\text{ mA}$	25°C		0.65		Ω
			-40°C to $+85^\circ\text{C}$			1.5	
			-40°C to $+125^\circ\text{C}$			2.1	
$R_{ON\text{ FLAT}}$	On-resistance flatness	$V_S = -10\text{ V}$ to $+10\text{ V}$ $I_D = -5\text{ mA}$	25°C		0.5		Ω
$R_{ON\text{ DRIFT}}$	On-resistance drift	$V_S = 0\text{ V}$, $I_S = -5\text{ mA}$	-40°C to $+125^\circ\text{C}$		0.25		$\Omega/^\circ\text{C}$
$I_{S(OFF)}$	Source off leakage current ⁽¹⁾	$V_{DD} = 16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$ Switch state is off $V_S = +10\text{ V}$ / -10 V $V_D = -10\text{ V}$ / $+10\text{ V}$	25°C		0.01		nA
			-40°C to $+85^\circ\text{C}$	-3		3	
			-40°C to $+125^\circ\text{C}$	-15		15	
$I_{D(OFF)}$	Drain off leakage current ⁽¹⁾	$V_{DD} = 16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$ Switch state is off $V_S = +10\text{ V}$ / -10 V $V_D = -10\text{ V}$ / $+10\text{ V}$	25°C		0.04		nA
			-40°C to $+85^\circ\text{C}$	-8		8	
			-40°C to $+125^\circ\text{C}$	-40		40	
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current ⁽²⁾	$V_{DD} = 16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$ Switch state is on $V_S = V_D = \pm 10\text{ V}$	25°C		0.04		nA
			-40°C to $+85^\circ\text{C}$	-8		8	
			-40°C to $+125^\circ\text{C}$	-40		40	
$\Delta I_{S(ON)}$ $\Delta I_{D(ON)}$	Leakage current mismatch between channels ⁽²⁾	$V_{DD} = 16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$ Switch state is on $V_S = V_D = \pm 10\text{ V}$	25°C		5		pA
			85°C		50		
			125°C		900		

(1) When V_S is positive, V_D is negative. And when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating. And when V_D is at a voltage potential, V_S is floating.

7.7 Electrical Characteristics (±36-V Dual Supply)

$V_{DD} = +36\text{ V} \pm 10\%$, $V_{SS} = -36\text{ V} \pm 10\%$, $GND = 0\text{ V}$ (unless otherwise noted)

Typical at $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	$V_S = -25\text{ V to }+25\text{ V}$ $I_D = -5\text{ mA}$	25°C		38	48	Ω
			$-40^\circ\text{C to }+85^\circ\text{C}$			65	
			$-40^\circ\text{C to }+125^\circ\text{C}$			80	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = -25\text{ V to }+25\text{ V}$ $I_D = -5\text{ mA}$	25°C		0.65		Ω
			$-40^\circ\text{C to }+85^\circ\text{C}$			1.5	
			$-40^\circ\text{C to }+125^\circ\text{C}$			2.1	
$R_{ON\text{ FLAT}}$	On-resistance flatness	$V_S = -25\text{ V to }+25\text{ V}$ $I_D = -5\text{ mA}$	25°C		0.9		Ω
$R_{ON\text{ DRIFT}}$	On-resistance drift	$V_S = 0\text{ V}$, $I_S = -5\text{ mA}$	$-40^\circ\text{C to }+125^\circ\text{C}$		0.25		$\Omega/^\circ\text{C}$
$I_{S(OFF)}$	Source off leakage current ⁽¹⁾	$V_{DD} = 39.6\text{ V}$, $V_{SS} = -39.6\text{ V}$ Switch state is off $V_S = +25\text{ V} / -25\text{ V}$ $V_D = -25\text{ V} / +25\text{ V}$	25°C		0.01		nA
			$-40^\circ\text{C to }+85^\circ\text{C}$		-3	3	
			$-40^\circ\text{C to }+125^\circ\text{C}$		-15	15	
$I_{D(OFF)}$	Drain off leakage current ⁽¹⁾	$V_{DD} = 39.6\text{ V}$, $V_{SS} = -39.6\text{ V}$ Switch state is off $V_S = +25\text{ V} / -25\text{ V}$ $V_D = -25\text{ V} / +25\text{ V}$	25°C		0.06		nA
			$-40^\circ\text{C to }+85^\circ\text{C}$		-8	8	
			$-40^\circ\text{C to }+125^\circ\text{C}$		-40	40	
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current ⁽²⁾	$V_{DD} = 39.6\text{ V}$, $V_{SS} = -39.6\text{ V}$ Switch state is on $V_S = V_D = \pm 25\text{ V}$	25°C		0.06		nA
			$-40^\circ\text{C to }+85^\circ\text{C}$		-8	8	
			$-40^\circ\text{C to }+125^\circ\text{C}$		-40	40	
$\Delta I_{S(ON)}$ $\Delta I_{D(ON)}$	Leakage current mismatch between channels ⁽²⁾	$V_{DD} = 39.6\text{ V}$, $V_{SS} = -39.6\text{ V}$ Switch state is on $V_S = V_D = \pm 25\text{ V}$	25°C		5		pA
			85°C		30		
			125°C		100		

(1) When V_S is positive, V_D is negative. And when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating. And when V_D is at a voltage potential, V_S is floating.

7.8 Electrical Characteristics (±50-V Dual Supply)

$V_{DD} = +50\text{ V}$, $V_{SS} = -50\text{ V}$, $GND = 0\text{ V}$ (unless otherwise noted)

Typical at $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	$V_S = -45\text{ V to }+45\text{ V}$ $I_D = -5\text{ mA}$	25°C		38	48	Ω
			$-40^\circ\text{C to }+85^\circ\text{C}$			65	
			$-40^\circ\text{C to }+125^\circ\text{C}$			80	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = -45\text{ V to }+45\text{ V}$ $I_D = -5\text{ mA}$	25°C		0.65		Ω
			$-40^\circ\text{C to }+85^\circ\text{C}$			1.5	
			$-40^\circ\text{C to }+125^\circ\text{C}$			2.1	
$R_{ON\text{ FLAT}}$	On-resistance flatness	$V_S = -45\text{ V to }+45\text{ V}$ $I_D = -5\text{ mA}$	25°C		1		Ω
$R_{ON\text{ DRIFT}}$	On-resistance drift	$V_S = 0\text{ V}$, $I_S = -5\text{ mA}$	$-40^\circ\text{C to }+125^\circ\text{C}$		0.25		$\Omega/^\circ\text{C}$
$I_{S(OFF)}$	Source off leakage current ⁽¹⁾	$V_{DD} = 50\text{ V}$, $V_{SS} = -50\text{ V}$ Switch state is off $V_S = +45\text{ V} / -45\text{ V}$ $V_D = -45\text{ V} / +45\text{ V}$	25°C		0.02		nA
			$-40^\circ\text{C to }+85^\circ\text{C}$		-3	3	
			$-40^\circ\text{C to }+125^\circ\text{C}$		-15	15	
$I_{D(OFF)}$	Drain off leakage current ⁽¹⁾	$V_{DD} = 50\text{ V}$, $V_{SS} = -50\text{ V}$ Switch state is off $V_S = +45\text{ V} / -45\text{ V}$ $V_D = -45\text{ V} / +45\text{ V}$	25°C		0.09		nA
			$-40^\circ\text{C to }+85^\circ\text{C}$		-8	8	
			$-40^\circ\text{C to }+125^\circ\text{C}$		-40	40	
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current ⁽²⁾	$V_{DD} = 50\text{ V}$, $V_{SS} = -50\text{ V}$ Switch state is on $V_S = V_D = \pm 45\text{ V}$	25°C		0.09		nA
			$-40^\circ\text{C to }+85^\circ\text{C}$		-8	8	
			$-40^\circ\text{C to }+125^\circ\text{C}$		-40	40	
$\Delta I_{S(ON)}$ $\Delta I_{D(ON)}$	Leakage current mismatch between channels ⁽²⁾	$V_{DD} = 50\text{ V}$, $V_{SS} = -50\text{ V}$ Switch state is on $V_S = V_D = \pm 45\text{ V}$	25°C		10		pA
			85°C		40		
			125°C		170		

(1) When V_S is positive, V_D is negative. And when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating. And when V_D is at a voltage potential, V_S is floating.

7.9 Electrical Characteristics (72-V Single Supply)

$V_{DD} = +72\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $GND = 0\text{ V}$ (unless otherwise noted)

Typical at $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	$V_S = 0\text{ V to } +60\text{ V}$ $I_D = -5\text{ mA}$	25°C		38	48	Ω
			$-40^\circ\text{C to } +85^\circ\text{C}$			65	
			$-40^\circ\text{C to } +125^\circ\text{C}$			80	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = 0\text{ V to } +60\text{ V}$ $I_D = -5\text{ mA}$	25°C		0.65		Ω
			$-40^\circ\text{C to } +85^\circ\text{C}$			1.5	
			$-40^\circ\text{C to } +125^\circ\text{C}$			2.1	
$R_{ON\text{ FLAT}}$	On-resistance flatness	$V_S = 0\text{ V to } +60\text{ V}$ $I_D = -5\text{ mA}$	25°C		0.6		Ω
$R_{ON\text{ DRIFT}}$	On-resistance drift	$V_S = 0\text{ V}$, $I_S = -5\text{ mA}$	$-40^\circ\text{C to } +125^\circ\text{C}$		0.25		$\Omega/^\circ\text{C}$
$I_{S(OFF)}$	Source off leakage current ⁽¹⁾	Switch state is off $V_S = +60\text{ V} / 1\text{ V}$ $V_D = 1\text{ V} / +60\text{ V}$	25°C		0.02		nA
			$-40^\circ\text{C to } +85^\circ\text{C}$		–3	3	
			$-40^\circ\text{C to } +125^\circ\text{C}$		–15	15	
$I_{D(OFF)}$	Drain off leakage current ⁽¹⁾	Switch state is off $V_S = +60\text{ V} / 1\text{ V}$ $V_D = 1\text{ V} / +60\text{ V}$	25°C		0.06		nA
			$-40^\circ\text{C to } +85^\circ\text{C}$		–8	8	
			$-40^\circ\text{C to } +125^\circ\text{C}$		–40	40	
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = 1\text{ V} / +60\text{ V}$	25°C		0.07		nA
			$-40^\circ\text{C to } +85^\circ\text{C}$		–8	8	
			$-40^\circ\text{C to } +125^\circ\text{C}$		–40	40	
$\Delta I_{S(ON)}$ $\Delta I_{D(ON)}$	Leakage current mismatch between channels ⁽²⁾	Switch state is on $V_S = V_D = 1\text{ V} / +60\text{ V}$	25°C		20		pA
			85°C		50		
			125°C		120		

(1) When V_S is 60 V, V_D is 1 V. Or when V_S is 1 V, V_D is 60 V.

(2) When V_S is at a voltage potential, V_D is floating. Or when V_D is at a voltage potential, V_S is floating.

7.10 Electrical Characteristics (100-V Single Supply)

$V_{DD} = +100\text{ V}$, $V_{SS} = 0\text{ V}$, $GND = 0\text{ V}$ (unless otherwise noted)

Typical at $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	$V_S = 0\text{ V to }+95\text{ V}$ $I_D = -5\text{ mA}$	25°C		38	48	Ω
			$-40^\circ\text{C to }+85^\circ\text{C}$			65	
			$-40^\circ\text{C to }+125^\circ\text{C}$			80	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = 0\text{ V to }+95\text{ V}$ $I_D = -5\text{ mA}$	25°C		0.65		Ω
			$-40^\circ\text{C to }+85^\circ\text{C}$			1.5	
			$-40^\circ\text{C to }+125^\circ\text{C}$			2.1	
$R_{ON\text{ FLAT}}$	On-resistance flatness	$V_S = 0\text{ V to }+95\text{ V}$ $I_D = -5\text{ mA}$	25°C		0.6		Ω
$R_{ON\text{ DRIFT}}$	On-resistance drift	$V_S = 0\text{ V}$, $I_S = -5\text{ mA}$	$-40^\circ\text{C to }+125^\circ\text{C}$		0.25		$\Omega/^\circ\text{C}$
$I_{S(OFF)}$	Source off leakage current ⁽¹⁾	Switch state is off $V_S = +95\text{ V} / 1\text{ V}$ $V_D = 1\text{ V} / +95\text{ V}$	25°C		0.02		nA
			$-40^\circ\text{C to }+85^\circ\text{C}$		–3	3	
			$-40^\circ\text{C to }+125^\circ\text{C}$		–15	15	
$I_{D(OFF)}$	Drain off leakage current ⁽¹⁾	Switch state is off $V_S = +95\text{ V} / 1\text{ V}$ $V_D = 1\text{ V} / +95\text{ V}$	25°C		0.09		nA
			$-40^\circ\text{C to }+85^\circ\text{C}$		–8	8	
			$-40^\circ\text{C to }+125^\circ\text{C}$		–40	40	
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = 1\text{ V} / +95\text{ V}$	25°C		0.1		nA
			$-40^\circ\text{C to }+85^\circ\text{C}$		–8	8	
			$-40^\circ\text{C to }+125^\circ\text{C}$		–40	40	
$\Delta I_{S(ON)}$ $\Delta I_{D(ON)}$	Leakage current mismatch between channels ⁽²⁾	Switch state is on $V_S = V_D = 1\text{ V} / +95\text{ V}$	25°C		50		pA
			85°C		120		
			125°C		350		

(1) When V_S is 95 V, V_D is 1 V. Or when V_S is 1 V, V_D is 95 V.

(2) When V_S is at a voltage potential, V_D is floating. Or when V_D is at a voltage potential, V_S is floating.

7.11 Switching Characteristics: TMUX810x Devices


over operating free-air temperature range (unless otherwise noted)

typical at $V_{DD} = +36\text{ V}$, $V_{SS} = -36\text{ V}$, $GND = 0\text{ V}$ and $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
t_{TRAN}	Transition time from control input	$V_S = 10\text{ V}$ $R_L = 10\text{ k}\Omega$, $C_L = 15\text{ pF}$	25°C		3		μs
			-40°C to $+85^\circ\text{C}$			10	
			-40°C to $+125^\circ\text{C}$			12	
$t_{\text{ON (EN)}}$	Turn-on time from enable	$V_S = 10\text{ V}$ $R_L = 10\text{ k}\Omega$, $C_L = 15\text{ pF}$	25°C		3		μs
			-40°C to $+85^\circ\text{C}$			14	
			-40°C to $+125^\circ\text{C}$			15	
$t_{\text{OFF (EN)}}$	Turn-off time from enable	$V_S = 10\text{ V}$ $R_L = 10\text{ k}\Omega$, $C_L = 15\text{ pF}$	25°C		0.65		μs
			-40°C to $+85^\circ\text{C}$			3	
			-40°C to $+125^\circ\text{C}$			3	
t_{BBM}	Break-before-make time delay	$V_S = 10\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 15\text{ pF}$	25°C		3		μs
			-40°C to $+85^\circ\text{C}$	0.1			
			-40°C to $+125^\circ\text{C}$	0.1			
$T_{\text{ON (VDD)}}$	Device turn on time (V_{DD} to output)	V_{DD} ramp rate = $1\text{ V}/\mu\text{s}$, $V_S = 10\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 15\text{ pF}$	25°C		75		μs
t_{PD}	Propagation delay	$R_L = 50\text{ }\Omega$, $C_L = 5\text{ pF}$	25°C		550		ps
Q_{INJ}	Charge injection	$V_S = (V_{DD} + V_{SS}) / 2$, $C_L = 1\text{ nF}$	25°C		-150		pC
O_{ISO}	Off isolation	$R_L = 50\text{ }\Omega$, $C_L = 5\text{ pF}$ $V_S = (V_{DD} + V_{SS}) / 2$, $f = 1\text{ MHz}$	25°C		-110		dB
X_{TALK}	Crosstalk	$R_L = 50\text{ }\Omega$, $C_L = 5\text{ pF}$ $V_S = (V_{DD} + V_{SS}) / 2$, $f = 1\text{ MHz}$	25°C		-110		dB
BW	-3dB bandwidth (TMUX8108)	$R_L = 50\text{ }\Omega$, $C_L = 5\text{ pF}$ $V_S = (V_{DD} + V_{SS}) / 2$	25°C		200		MHz
BW	-3dB bandwidth (TMUX8109)				380		
I_L	Insertion loss	$R_L = 50\text{ }\Omega$, $C_L = 5\text{ pF}$ $V_S = (V_{DD} + V_{SS}) / 2$, $f = 1\text{ MHz}$	25°C		-2.8		dB
THD+N	Total harmonic distortion + Noise	Dual supply voltage $V_{PP} = 5\text{ V}$, $V_{\text{BIAS}} = (V_{DD} + V_{SS}) / 2$ $R_L = 1\text{ k}\Omega$, $C_L = 5\text{ pF}$, $f = 20\text{ Hz}$ to 20 kHz	25°C		0.003		%
$C_{\text{S(OFF)}}$	Source off capacitance	$V_S = (V_{DD} + V_{SS}) / 2$, $f = 1\text{ MHz}$	25°C		3		pF
$C_{\text{D(OFF)}}$	Drain off capacitance (TMUX8108)	$V_S = (V_{DD} + V_{SS}) / 2$, $f = 1\text{ MHz}$	25°C		20		pF
$C_{\text{D(OFF)}}$	Drain off capacitance (TMUX8109)	$V_S = (V_{DD} + V_{SS}) / 2$, $f = 1\text{ MHz}$	25°C		10		pF
$C_{\text{S(ON)}}$, $C_{\text{D(ON)}}$	On capacitance (TMUX8108)	$V_S = (V_{DD} + V_{SS}) / 2$, $f = 1\text{ MHz}$	25°C		21		pF
$C_{\text{S(ON)}}$, $C_{\text{D(ON)}}$	On capacitance (TMUX8109)	$V_S = (V_{DD} + V_{SS}) / 2$, $f = 1\text{ MHz}$	25°C		12		pF


7.12 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_{DD} = +36\text{ V}$, and $V_{SS} = -36\text{ V}$ (unless otherwise noted)




$V_{DD} = 36\text{ V}$, $V_{SS} = -36\text{ V}$
Fleatest Ron Region

Figure 7-1. On-Resistance vs Source or Drain Voltage




$V_{DD} = 36\text{ V}$, $V_{SS} = -36\text{ V}$

Figure 7-2. On-Resistance vs Source or Drain Voltage




$V_{DD} = 36\text{ V}$, $V_{SS} = -36\text{ V}$

Figure 7-3. On-Resistance vs Source or Drain Voltage




Dual Supply Voltages

Figure 7-4. On-Resistance vs Source or Drain Voltage



$V_{DD} = 15\text{ V}$, $V_{SS} = -15\text{ V}$

Figure 7-5. On-Resistance vs Source or Drain Voltage



$V_{DD} = 15\text{ V}$, $V_{SS} = -15\text{ V}$

Figure 7-6. On-Resistance vs Source or Drain Voltage

7.12 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = +36\text{ V}$, and $V_{SS} = -36\text{ V}$ (unless otherwise noted)




Figure 7-7. On-Resistance vs Source or Drain Voltage




Figure 7-8. On-Resistance vs Source or Drain Voltage




Figure 7-9. On-Resistance vs Source or Drain Voltage




Figure 7-10. On-Resistance vs Source or Drain Voltage




Figure 7-11. Leakage Current vs Temperature





Figure 7-12. Leakage Current vs Temperature


7.12 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = +36\text{ V}$, and $V_{SS} = -36\text{ V}$ (unless otherwise noted)




$V_{DD} = 36\text{ V}$, $V_{SS} = -36\text{ V}$
TMUX8108

7-13. Leakage Current vs Temperature




$V_{DD} = 36\text{ V}$, $V_{SS} = -36\text{ V}$
TMUX8109

7-14. Leakage Current vs Temperature




$V_{DD} = 72\text{ V}$, $V_{SS} = 0\text{ V}$
TMUX8108

7-15. Leakage Current vs Temperature




$V_{DD} = 72\text{ V}$, $V_{SS} = 0\text{ V}$
TMUX8109

7-16. Leakage Current vs Temperature



$V_{DD} = 100\text{ V}$, $V_{SS} = 0\text{ V}$
TMUX8108

7-17. Leakage Current vs Temperature




$V_{DD} = 100\text{ V}$, $V_{SS} = 0\text{ V}$
TMUX8109

7-18. Leakage Current vs Temperature


7.12 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = +36\text{ V}$, and $V_{SS} = -36\text{ V}$ (unless otherwise noted)




$V_{DD} = 36\text{ V}$, $V_{SS} = -36\text{ V}$
TMUX8109 and TMUX8108

7-19. $I_{S(OFF)}$ Leakage Current vs Source or Drain Voltage




$V_{DD} = 36\text{ V}$, $V_{SS} = -36\text{ V}$
TMUX8108

7-20. Leakage Current vs Source or Drain Voltage




$V_{DD} = 36\text{ V}$, $V_{SS} = -36\text{ V}$
TMUX8109

7-21. Leakage Current vs Source or Drain Voltage




$V_{DD} = 100\text{ V}$, $V_{SS} = 0\text{ V}$
TMUX8108 and TMUX8109

7-22. $I_{S(OFF)}$ Leakage Current vs Source or Drain Voltage



$V_{DD} = 100\text{ V}$, $V_{SS} = 0\text{ V}$
TMUX8108

7-23. Leakage Current vs Source or Drain Voltage



$V_{DD} = 100\text{ V}$, $V_{SS} = 0\text{ V}$
TMUX8109

7-24. Leakage Current vs Source or Drain Voltage

7.12 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = +36\text{ V}$, and $V_{SS} = -36\text{ V}$ (unless otherwise noted)




FIG 7-25. Charge Injection vs Source Voltage




FIG 7-26. Supply Current vs Temperature




FIG 7-27. Turn-On and Turn-Off Times vs Source Voltage




FIG 7-28. Off Isolation vs Frequency




FIG 7-29. Crosstalk vs Frequency




FIG 7-30. Insertion Loss vs Frequency

8 Parameter Measurement Information

8.1 On-Resistance

The on-resistance of the TMUX8108 and TMUX8109 is the ohmic resistance across the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. Figure 8-1 shows how the symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is also shown in the following figure. ΔR_{ON} represents the difference between the R_{ON} of any two channels, while R_{ON_FLAT} denotes the flatness that is defined as the difference between the maximum and minimum value of on-resistance measured over the specified analog signal range.




Figure 8-1. On-Resistance Measurement Setup

8.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

1. Source off-leakage current $I_{S(OFF)}$: the leakage current flowing into or out of the source pin when the switch is off.
2. Drain off-leakage current $I_{D(OFF)}$: the leakage current flowing into or out of the drain pin when the switch is off.

Figure 8-2 shows the setup used to measure both off-leakage currents.




Figure 8-2. Off-Leakage Measurement Setup

8.3 On-Leakage Current

Source on-leakage current ($I_{S(ON)}$) and drain on-leakage current ($I_{D(ON)}$) denote the channel leakage currents when the switch is in the on state. $I_{S(ON)}$ is measured with the drain floating, while $I_{D(ON)}$ is measured with the source floating. Figure 8-3 shows the circuit used for measuring the on-leakage currents.




Figure 8-3. On-Leakage Measurement Setup

8.4 Break-Before-Make Delay

The break-before-make delay is a safety feature of the TMUX8108 and TMUX8109. The ON switches first break the connection before the OFF switches make connection. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 8-4 shows the setup used to measure break-before-make delay, denoted by the symbol t_{BBM} .




Figure 8-4. Break-Before-Make Delay Measurement Setup

8.5 Enable Turn-on and Turn-off Time

$t_{ON(EN)}$ time is defined as the time taken by the output of the TMUX8108 and TMUX8109 to rise to a 90% final value after the EN signal has risen to a 50% final value. $t_{OFF(EN)}$ is defined as the time taken by the output of the TMUX8108 and TMUX8109 to fall to a 10% final value after the EN signal has fallen to a 50% initial value. [Figure 8-5](#) shows the setup used to measure the enable delay time.




Figure 8-5. Enable Delay Measurement Setup

8.6 Transition Time

Transition time is defined as the time taken by the output of the device to rise (to 90% of the transition) or fall (to 10% of the transition) after the address signal (A_x) has fallen or risen to 50% of the transition. [Figure 8-6](#) shows the setup used to measure transition time, denoted by the symbol t_{TRAN} .




Figure 8-6. Transition Time Measurement Setup

8.7 Charge Injection

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching, and is denoted by the symbol Q_{INJ} . Figure 8-7 shows the setup used to measure charge injection from the source to drain.





Figure 8-7. Charge-Injection Measurement Setup

8.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. The characteristic impedance for the measurement (Z_O) is 50 Ω. Figure 8-8 shows the setup used to measure off isolation.




8-8. Off Isolation Measurement Setup


8.9 Crosstalk

There are two types of crosstalk that can be defined for the devices:

1. Intra-channel crosstalk ($X_{TALK(INTRA)}$): the voltage at the source pin (S_x) of an off-switch input when a signal is applied at the source pin of an on-switch input in the same channel, as shown in [8-9](#).
2. Inter-channel crosstalk ($X_{TALK(INTER)}$): the voltage at the source pin (S_x) of an on-switch input when a signal is applied at the source pin of an on-switch input in a different channel, as shown in [8-10](#). Inter-channel crosstalk applies only to the TMUX8109 device.




8-9. Intra-channel Crosstalk Measurement Setup



8-10. Inter-channel Crosstalk Measurement Setup

8.10 Bandwidth

Bandwidth (BW) is defined as the range of frequencies that are attenuated by < 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D or Dx) of the TMUX810x. [8-11](#) shows the setup used to measure bandwidth of the switch.




8-11. Bandwidth Measurement Setup

8.11 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the multiplexer output. The on-resistance of the TMUX8108 and TMUX8109 varies with the amplitude of the input

signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD+N.  8-12 shows the setup used to measure THD+N of the devices.




 8-12. THD+N Measurement Setup

9 Detailed Description

9.1 Overview

The TMUX8108 and TMUX8109 are modern complementary metal-oxide semiconductor (CMOS) analog multiplexers in 8:1 (single ended) and 4:1 (differential) configurations. The devices work well with dual supplies, a single supply, or asymmetric supplies up to 100 V.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Bidirectional Operation

The TMUX8108 and TMUX8109 conduct equally well from source (Sx) to drain (D or Dx) or from drain (D or Dx) to source (Sx). Each signal path has very similar characteristics in both directions.

9.3.2 Flat On – Resistance

The TMUX8108 and TMUX8109 are designed with a special switch architecture to produce ultra-flat on-resistance (R_{ON}) across most of the switch input operating region. The flat R_{ON} response allows the device to be used in precision sensor applications since the R_{ON} is controlled regardless of the signals sampled. The architecture is implemented without a charge pump so no unwanted noise is produced from the device to affect sampling accuracy.

The flattest on-resistance region extends from V_{SS} to roughly 5 V below V_{DD} . Once the signal is within 5 V of V_{DD} the on-resistance will exponentially increase and may impact desired signal transmission.

9.3.3 Protection Features

The TMUX8108 and TMUX8109 offer a number of protection features to enable robust system implementations.

9.3.3.1 Fail-Safe Logic

Fail-safe logic circuitry allows voltages on the logic control pins to be applied before the supply pins, protecting the device from potential damage. Additionally the fail safe logic feature allows the logic inputs of the mux to be interfaced with high voltages, allowing for simplified interfacing if only high voltage control signals are present. The logic inputs are protected against positive faults of up to +48 V in powered-off condition, but do not offer protection against negative overvoltage condition.

Fail-safe logic also allows the devices to interface with a voltage greater than V_{DD} on the control pins during normal operation to add maximum flexibility in system design. For example, with a $V_{DD} = 15$ V, the logic control pins could be connected to +24 V for a logic high signal which allows different types of signals, such as analog feedback voltages, to be used when controlling the logic inputs. Regardless of the supply voltage, the logic inputs can be interfaced as high as 48 V.

9.3.3.2 ESD Protection

All pins on the TMUX8108 and TMUX8109 support HBM ESD protection level up to ± 2 kV, which helps protect the devices from ESD events during the manufacturing process.

9.3.3.3 Latch-Up Immunity

Latch-up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The latch-up condition typically requires a power cycle to eliminate the low impedance path.

In the TMUX8108 and TMUX8109 devices, an insulating oxide layer is placed on top of the silicon substrate to prevent any parasitic junctions from forming. As a result, the devices are latch-up immune under all circumstances by device construction.

The TMUX8108 and TMUX8109 devices are constructed on silicon on insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX8108 and TMUX8109 to be used in harsh environments. For more information on latch-up immunity refer to [Using Latch Up Immune Multiplexers to Help Improve System Reliability](#).

9.3.4 1.8 V Logic Compatible Inputs

The TMUX8108 and TMUX8109 devices have 1.8 V logic compatible control for all logic control inputs. 1.8 V logic level inputs allows the TMUX8108 and TMUX8109 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and bill of materials cost. For more information on 1.8 V logic implementations, refer to [Simplifying Design with 1.8 V logic Muxes and Switches](#).

9.3.5 Integrated Pull-Down Resistor on Logic Pins

The TMUX8108 and TMUX8109 have internal weak pull-down resistors to GND so that the logic pins are not left floating. The value of this pull-down resistor is approximately 4 M Ω , but is clamped to about 1 μ A at higher voltages. This feature integrates up to four external components and reduces system size and cost.

9.4 Device Functional Modes

9.4.1 Normal Mode

In Normal Mode operation, signals of up to V_{DD} and V_{SS} can be passed through the switch from source (Sx) to drain (D or Dx) or from drain (D or Dx) to source (Sx). 表 9-1 and 表 9-2 provides the address (Ax) pins and the enable (EN) pin determines which switch path to turn on. The following conditions must be satisfied for the switch to stay in the ON condition:

- The difference between the primary supplies ($V_{DD} - V_{SS}$) must be greater than or equal to 10 V. With a minimum V_{DD} of 10 V.
- The input signals on the source (Sx) or the drain (Dx) must be between V_{DD} and V_{SS} .
- The logic control address pins (Ax) must have selected the switch path.

9.4.2 Truth Tables

表 9-1 provides the truth tables for the TMUX8108.

表 9-1. TMUX8108 Truth Table

EN	A2	A1	A0	Normal Condition
0	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	None
1	0	0	0	S1
1	0	0	1	S2
1	0	1	0	S3
1	0	1	1	S4
1	1	0	0	S5
1	1	0	1	S6
1	1	1	0	S7
1	1	1	1	S8

(1) "X" means "do not care."

表 9-2 provides the truth tables for the TMUX8109.

表 9-2. TMUX8109 Truth Table

EN	A1	A0	Normal Condition
0	X ⁽¹⁾	X ⁽¹⁾	None
1	0	0	S1x
1	0	1	S2x
1	1	0	S3x
1	1	1	S4x

(1) "X" means "do not care."

If unused, then address (Ax) pins must be tied to GND or Logic High in so that the device does not consume additional current as highlighted in [Implications of Slow or Floating CMOS Inputs](#). Unused signal path inputs (Sx or Dx) should be connected to GND for best performance.

10 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

10.1 Application Information

The TMUX8108 and TMUX8109 are high voltage multiplexers capable of supporting analog and digital signals. The high voltage capability of these multiplexers allow them to be used in systems with high voltage signal swings or in systems with high common mode voltages.

Additionally, the TMUX810x devices provide consistent analog parametric performance across the entire supply voltage range allowing the devices to be powered by the most convenient supply rails in the system while still providing excellent performance.

10.2 Typical Application

Many analog front end data acquisition systems are designed to support differential input signals with a wide range of output voltages. In systems where the output sensor is separated from the rest of the signal chain by long cables, a high common mode voltage shift can superimpose on the signal lines. One solution to this problem is to use a high voltage multiplexer in combination with a high voltage op amp level translation stage to properly scale the input signals to the correct input requirements of the ADC. The TMUX8109 allows the system to be designed for a differential, four channel, multiplexed data acquisition system.




図 10-1. Typical Application

10.2.1 Design Requirements

表 10-1. Design Parameters

PARAMETER	VALUE
Positive supply (V_{DD}) mux and Op Amps	+50 V
Negative supply (V_{SS}) mux and Op Amps	-50 V
Maximum input / output signals with common mode shift	-50 V to 50 V
Mux control logic thresholds	1.8 V compatible, up to 48 V
Mux temperature range	-40°C to +125°C

10.2.2 Detailed Design Procedure

The multiplexed data acquisition circuit allows the system designer to have flexibility over both size and cost of the end product. Utilizing a multiplexer can reduce board size and cost by reducing the number of op amp circuits required for a multi-channel design. Additionally, the high voltage multiplexer can be paired with many implementations of high voltage level translation circuits such as difference amplifiers, instrumentation amplifiers, or fully differential amplifiers depending on the gain, noise requirements, and cost targets of the system.

In the example application, the TMUX8109 is paired with a difference amplifier and buffer stage op amps on both the positive and negative differential signals. Many data acquisition systems will place a buffer op amp following the mux for two reasons. The first reason is to eliminate the impact of the multiplexer on-resistance change across the signal range, preventing gain errors in the system. Secondly, depending on the output impedance of the sensors being interfaced, a high input impedance stage may be required to achieve system specification targets. The TMUX810x multiplexers have exceptionally flat on-resistance and low leakage currents across the signal voltage range and can potentially eliminate the need for buffer stage op amps depending on system requirements. Additionally, excellent crosstalk and off-isolation performance, paired with low capacitance ratings makes the TMUX810x multiplexers very flexible for system design of data acquisition systems.

A difference amplifier stage follows the multiplexer to eliminate the common mode voltage shift and can be used to scale the input signals to match the dynamic range of the selected ADC. In this example, both the op amp and multiplexer are rated for performance up to ± 50 V. To find the maximum common mode voltage shift allowed, the system designer should take the maximum supply voltage and subtract the maximum voltage of the differential signal; the resulting voltage is the maximum common mode shift that can be accommodated without exceeding the input voltage requirements of the multiplexer. The difference amplifier circuit relies on the matched resistor for good CMRR performance and typically has lower voltage gains and lower input impedances. If higher gains are required, or for better CMRR performance, an instrumentation amplifier can be swapped into the circuit. Both op amp solutions can be utilized to remove the common mode voltage offset and extract the true differential signal. The high voltage multiplexer at the front end of the design requires the system to have high voltage power supply rails to pass signals within V_{SS} and V_{DD} , this should be considered in the overall architecture of the system design. This multiplexed application becomes increasingly valuable with larger number of input channels by greatly reducing the total component count.

10.2.3 Application Curves

The example application utilizes the excellent leakage and crosstalk performance of the TMUX810x devices to reduce any impact introduced from a multiplexed system architecture. [Figure 10-2](#) shows the leakage current for both ON and OFF cases with a varying temperature. [Figure 10-3](#) shows the excellent crosstalk performance of the TMUX810x devices. These features make the TMUX8108 and TMUX8109 an excellent solution for multiplexed data acquisition applications that require excellent linearity and low distortion.




Figure 10-2. Leakage Current




Figure 10-3. Crosstalk

10.3 Power Supply Recommendations

The TMUX8108 and TMUX8109 operate across a wide supply range of ± 10 V to ± 50 V (10 V to 100 V in single-supply mode). They also perform well with asymmetric supplies such as $V_{DD} = 50$ V and $V_{SS} = -10$ V. For improved supply noise immunity, use a supply decoupling capacitor ranging from 1 μ F to 10 μ F at both the V_{DD} and V_{SS} pins to ground. An additional 0.1 μ F capacitor placed closest to the supply pins will provide the best supply decoupling solution. Always ensure the ground (GND) connection is established before supplies are ramped.


10.4 Layout

10.4.1 Layout Guidelines


The following images illustrate an example of a PCB layout with the TMUX8108 and TMUX8109. Some key considerations are:

- For reliable operation, connect at least one decoupling capacitor ranging from 0.1 μ F to 10 μ F between V_{DD} and V_{SS} to GND. We recommend a 0.1 μ F and 1 μ F capacitor, placing the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.
- Use a solid ground plane to help distribute heat and reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.


10.4.2 Layout Example




10-4. TMUX8108 TSSOP Layout Example



10-5. TMUX8108 QFN Layout Example



10-6. TMUX8109 TSSOP Layout Example



 10-7. TMUX8109 QFN Layout Example

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Implications of Slow or Floating CMOS Inputs application note](#)
- Texas Instruments, [Multiplexers and Signal Switches Glossary application report](#)
- Texas Instruments, [Using Latch-Up Immune Multiplexers to Help Improve System Reliability application report](#)

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TMUX8108PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM8108
TMUX8108PWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM8108
TMUX8108RPWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM8108
TMUX8108RPWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM8108
TMUX8108RUMR	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TMUX 8108
TMUX8108RUMR.B	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TMUX 8108
TMUX8109PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM8109
TMUX8109PWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM8109
TMUX8109RPWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM8109
TMUX8109RPWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM8109
TMUX8109RUMR	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TMUX 8109
TMUX8109RUMR.B	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TMUX 8109

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX8108PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX8108RPWR	TSSOP	PW	16	2000	330.0	16.4	6.9	5.6	1.6	8.0	16.0	Q1
TMUX8108RUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TMUX8109PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX8109RPWR	TSSOP	PW	16	2000	330.0	16.4	6.9	5.6	1.6	8.0	16.0	Q1
TMUX8109RUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX8108PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TMUX8108RPWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TMUX8108RUMR	WQFN	RUM	16	3000	367.0	367.0	35.0
TMUX8109PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TMUX8109RPWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TMUX8109RUMR	WQFN	RUM	16	3000	367.0	367.0	35.0



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


RUM 16

WQFN - 0.8 mm max height



4 x 4, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224843/A



4224815/A 02/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RUM0016E

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4224815/A 02/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RUM0016E

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 MM THICK STENCIL
 SCALE: 20X

EXPOSED PAD 17
 77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4224815/A 02/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated