





TMUX7211, TMUX7212, TMUX7213

JAJSKR5D - OCTOBER 2020 - REVISED JULY 2024

TMUX721x 44V、低 RON、1:1 (SPST)、4 チャネル高精度スイッチ、ラッチアッ プフリー、1.8V ロジック

1 特長

- ラッチアップ フリー
- 両電源電圧範囲:±4.5V ∼ ±22V
- 単電源電圧範囲:4.5V ~ 44V
- 低いオン抵抗:2Ω
- 大電流のサポート: 220mA (最大値) (TSSOP)
- -40℃~+125℃の動作温度範囲
- ロジックピンにプルダウン抵抗を内蔵
- 1.8V ロジック互換
- フェイルセーフ ロジック
- レールツーレール動作
- 双方向動作

2 アプリケーション

- EV 充電ステーション向け電源モジュール
- 先進運転支援システム (ADAS)
- 車載ゲートウェイ
- アナログおよびデジタルの多重化 / 多重分離
- 車載ヘッド・ユニット
- テレマティクス制御ユニット
- 緊急通話 (eCall)
- インフォテインメント
- 車体制御モジュール (BCM)
- ボディ・エレクトロニクス / 照明
- バッテリ管理システム (BMS)
- HVAC コントローラ・モジュール
- ADAS ドメイン・コントローラ

3 概要

TMUX7212 は、独立して選択できる 4 つの 1:1 単極単 投 (SPST) スイッチ チャネルを備えた相補型金属酸化膜 半導体 (CMOS) スイッチです。このデバイスは単一電源 (4.5V~44V)、デュアル電源 (±4.5V~±22V)、非対称電 源 $(V_{DD} = 12V, V_{SS} = -5V$ など) で動作します。 TMUX721x は、ソース (Sx) およびドレイン (Dx) ピンで、 Vss から VDD までの範囲の双方向アナログおよびデジタ ル信号をサポートします。

TMUX721x のスイッチは、SELx ピンの適切なロジック制 御入力で制御されます。TMUX721x は高精度スイッチお よびマルチプレクサファミリの製品であり、オンおよびオフ 時のリーク電流が非常に小さいため、高精度の測定用途 に使用できます。


TMUX721x ファミリはラッチアップ フリーであるため、過電 圧イベントによってよく発生するデバイス内の寄生構造間 の好ましくない大電流イベントを防止できます。ラッチアッ プ状態は通常、電源レールがオフにされるまで継続する ため、デバイスの障害の原因となる場合があります。このラ ッチアップ フリーという特長により、TMUX721x は過酷な 環境でも使用できます。

表 3-1. 製品情報

	P4 Dennilly IN	
部品番号 (1)	アクティブ ロジック	パッケージ ⁽²⁾
TMUX7211	ロジック Low	PW (TSSOP, 16)
TMUX7212	ロジック High	RUM (WQFN, 16)
TMUX7213	ロジック Low + ロジッ	
	ク High	

- 製品比較表を参照してください。
- 詳細については、セクション 12 を参照してください。





TMUX721x 機能ブロック図




Table of Contents

1 特長 1	7.7 Charge Injection	23
2 アプリケーション1	7.8 Off Isolation	23
3 概要1	7.9 Channel-to-Channel Crosstalk	24
4 Device Comparison Table4	7.10 Bandwidth	24
5 Pin Configuration and Functions4	7.11 THD + Noise	<mark>25</mark>
6 Specifications5	7.12 Power Supply Rejection Ratio (PSRR)	25
6.1 Absolute Maximum Ratings5	8 Detailed Description	26
6.2 ESD Ratings5	8.1 Overview	26
6.3 Thermal Information6	8.2 Functional Block Diagram	26
6.4 Recommended Operating Conditions6	8.3 Feature Description	
6.5 Source or Drain Continuous Current6	8.4 Device Functional Modes	29
6.6 ±15 V Dual Supply: Electrical Characteristics7	8.5 Truth Tables	
6.7 ±15 V Dual Supply: Switching Characteristics8	9 Application and Implementation	30
6.8 ±20 V Dual Supply: Electrical Characteristics9	9.1 Application Information	
6.9 ±20 V Dual Supply: Switching Characteristics10	9.2 Typical Application	
6.10 44 V Single Supply: Electrical Characteristics 11	9.3 Power Supply Recommendations	
6.11 44 V Single Supply: Switching Characteristics12	9.4 Layout	
6.12 12 V Single Supply: Electrical Characteristics 13	10 Device and Documentation Support	
6.13 12 V Single Supply: Switching Characteristics 14	10.1 Documentation Support	
6.14 Typical Characteristics15	10.2ドキュメントの更新通知を受け取る方法	<mark>3</mark> 4
7 Parameter Measurement Information20	10.3 サポート・リソース	34
7.1 On-Resistance	10.4 Trademarks	34
7.2 Off-Leakage Current	10.5 静電気放電に関する注意事項	34
7.3 On-Leakage Current21	10.6 用語集	34
7.4 t _{ON} and t _{OFF} Time21	11 Revision History	
7.5 t _{ON (VDD)} Time22	12 Mechanical, Packaging, and Orderable	
7.6 Propagation Delay22	Information	35

4 Device Comparison Table

PRODUCT	DESCRIPTION			
TMUX7211 Low-Leakage-Current, Precision, 4-Channel, 1:1 (SPST) Switches (Logic Low)				
TMUX7212	Low-Leakage-Current, Precision, 4-Channel, 1:1 (SPST) Switches (Logic High)			
TMUX7213	Low-Leakage-Current, Precision, 4-Channel, 1:1 (SPST) Switches (Logic Low + Logic High)			

5 Pin Configuration and Functions






図 5-1. PW Package, 16-Pin TSSOP (Top View)

図 5-2. RUM Package, 16-Pin WQFN (Top View)

表 5-1. Pin Functions

PIN		TVDE(1)	DECORPORAÇÃO	
NAME	TSSOP	WQFN	TYPE ⁽¹⁾	DESCRIPTION (2)
D1	2	16	I/O	Drain pin 1. Can be an input or output.
D2	15	13	I/O	Drain pin 2. Can be an input or output.
D3	10	8	I/O	Drain pin 3. Can be an input or output.
D4	7	5	I/O	Drain pin 4. Can be an input or output.
GND	5	3	Р	Ground (0 V) reference
N.C.	12	10	_	No internal connection. Can be shorted to GND or left floating.
S1	3	1	I/O	Source pin 1. Can be an input or output.
S2	14	12	I/O	Source pin 2. Can be an input or output.
S3	11	9	I/O	Source pin 3. Can be an input or output.
S4	6	4	I/O	Source pin 4. Can be an input or output.
SEL1	1	15	I	Logic control input 1, has internal 4 MΩ pull-down resistor. Controls channel 1 state as shown in セクション 8.5.
SEL2	16	14	I	Logic control input 2, has internal 4 MΩ pull-down resistor. Controls channel 2 state as shown in セクション 8.5.
SEL3	9	7	I	Logic control input 3, has internal 4 MΩ pull-down resistor. Controls channel 3 state as shown in セクション 8.5.
SEL4	8	6	I	Logic control input 4, has internal 4 MΩ pull-down resistor. Controls channel 4 state as shown in セクション 8.5.
VDD	13	11	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V_{DD} and GND.
VSS 4 2		Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{SS} and GND.	
Thermal Pa	Thermal Pad -		_	The thermal pad is not connected internally. No requirement to solder this pad, if connected it is recommended that the pad be left floating or tied to GND

- (1) I = input, O = output, I/O = input and output, P = power.
- (2) Refer to セクション 8.4 for what to do with unused pins.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V _{DD} – V _{SS}			48	V
V_{DD}	Supply voltage	-0.5	48	V
V _{SS}		-48	0.5	V
V _{SEL} or V _{EN}	Logic control input pin voltage (SELx)	-0.5	48	V
I _{SEL} or I _{EN}	Logic control input pin current (SELx)	-30	30	mA
V _S or V _D	Source or drain voltage (Sx, Dx)	V _{SS} -0.5	V _{DD} +0.5	V
I _{IK}	Diode clamp current ⁽³⁾	-30	30	mA
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, Dx)		I _{DC} + 10 % ⁽⁴⁾	mA
T _A	Ambient temperature	-55	150	°C
T _{stg}	Storage temperature	-65	150	°C
T _J	Junction temperature		150	°C
В	Total power dissipation (QFN) ⁽⁵⁾		1650	mW
P _{tot}	Total power dissipation (TSSOP) ⁽⁵⁾		700	mW

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (4) Refer to Source or Drain Continuous Current table for I_{DC} specifications.
- (5) For QFN package: P_{tot} derates linearily above T_A = 70°C by 24.2mW/°C. For TSSOP package: P_{tot} = 700 mW (max) and derates linearily above T_A = 70°C by 10.7mW/°C.

6.2 ESD Ratings

			VALUE	UNIT
TMUX72	1x in PW package			
V _(ESD)	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	v
TMUX72	1x in RUM package			
V _(ESD)	Floatrootatia disabarga	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Thermal Information

		TMU		
$ \begin{array}{c c} \textbf{THERMAL METRIC}^{(1)} \\ \hline \\ R_{\theta JA} & \textbf{Junction-to-ambient thermal resistance} \\ \hline \\ R_{\theta JC(top)} & \textbf{Junction-to-case (top) thermal resistance} \\ \end{array} $		PW (TSSOP)	RUM (WQFN)	UNIT
		16 PINS	16 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	94.5	41.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	25.5	25.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	41.1	16.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.1	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	40.4	16.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	2.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{DD} – V _{SS} (1)	Power supply voltage differential	4.5	44	V
V_{DD}	Positive power supply voltage	4.5	44	V
V _S or V _D	Signal path input/output voltage (source or drain pin) (Sx, D)	V _{SS}	V_{DD}	V
V _{SEL} or V _{EN}	Address or enable pin voltage	0	44	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)		I _{DC} ⁽²⁾	mA
T _A	Ambient temperature	-40	125	°C

⁽¹⁾ V_{DD} and V_{SS} can be any value as long as 4.5 $V \le (V_{DD} - V_{SS}) \le 44 \text{ V}$, and the minimum V_{DD} is met.

6.5 Source or Drain Continuous Current

at supply voltage of V_{DD} ± 10%, V_{SS} ± 10 % (unless otherwise noted)

CONTINU	IOUS CURRENT PER CHANNEL (I _{DC}) (2)	T _A = 25°C	T _A = 85°C	T _A = 125°C	UNIT
PACKAGE	TEST CONDITIONS	1A - 25 C	1A - 65 C	1A - 123 C	ONII
	+44 V Dual Supply ⁽¹⁾	220	160	100	mA
	±15 V Dual Supply	220	160	100	mA
PW (TSSOP)	+12 V Single Supply	190	130	90	mA
	±5 V Dual Supply	170	120	80	mA
	+5 V Single Supply	130	90	60	mA
	+44 V Single Supply ⁽¹⁾	330	220	120	mA
	±15 V Dual Supply	330	220	120	mA
RUM (WQFN)	+12 V Single Supply	260	180	110	mA
	±5 V Dual Supply	240	160	100	mA
	+5 V Single Supply	180	120	80	mA

⁽¹⁾ Specified for nominal supply voltage only.

⁽²⁾ Refer to Source or Drain Continuous Current table for I_{DC} specifications.

⁽²⁾ Refer to Total power dissipation (P_{tot}) limits in Absolute Maximum Ratings table that must be followed with max continuous current specification.



6.6 ±15 V Dual Supply: Electrical Characteristics

 $V_{DD} = +15 \text{ V} \pm 10\%, \ V_{SS} = -15 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$ Typical at $V_{DD} = +15 \text{ V}, \ V_{SS} = -15 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$

<u> </u>	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = -10 V to +10 V	25°C		2	2.7	Ω
R _{ON}	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			3.4	Ω
		Refer to On-Resistance	-40°C to +125°C			4	Ω
		V _S = -10 V to +10 V	25°C		0.1	0.18	Ω
ΔR_{ON}	On-resistance mismatch between channels	I _D = -10 mA	-40°C to +85°C			0.19	Ω
	Chamicis	Refer to On-Resistance	-40°C to +125°C			0.21	Ω
		V _S = -10 V to +10 V	25°C		0.2	0.46	Ω
R _{ON FLAT}	On-resistance flatness	$I_S = -10 \text{ mA}$	-40°C to +85°C			2 2.7 3.4 4 0.1 0.18 0.19 0.21 0.2 0.46 0.65 0.7 008 0.05 0.25 3 20 0.05 0.25 3 20 0.1 0.4 1 3 44 0.8 0.4 2	Ω
		Refer to On-Resistance	-40°C to +125°C				Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = -10 mA Refer to On-Resistance	-40°C to +125°C		0.008		Ω/°C
		V _{DD} = 16.5 V, V _{SS} = –16.5 V	25°C	-0.25	0.05	0.25	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch state is off $V_S = +10 \text{ V} / -10 \text{ V}$	-40°C to +85°C	-3		2.7 3.4 4 0.18 0.19 0.21 0.46 0.65 0.7 0.25 3 20 0.25 3 20 0.4 1 3 44 0.8 2 56 65 80 20 24	nA
·S(OFF)	oon oo on looningo oon on	V _D = -10 V / + 10 V Refer to Off-Leakage Current	-40°C to +125°C	-20		20	nA
	Drain off leakage current ⁽¹⁾	V_{DD} = 16.5 V, V_{SS} = -16.5 V Switch state is off V_S = +10 V / -10 V V_D = -10 V / + 10 V Refer to Off-Leakage Current	25°C	-0.25	0.05	0.25	nA
la (oss)			-40°C to +85°C	-3		3	nA
I _{D(OFF)}			-40°C to +125°C	-20		20	nA
		V _{DD} = 16.5 V, V _{SS} = -16.5 V	25°C	-0.4	0.1	0.4	nA
I _{S(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = \pm 10 \text{ V}$	-40°C to +85°C	-1		3.4 4 1 0.18 0.19 0.21 2 0.46 0.65 0.7 08 05 0.25 3 20 05 0.25 3 20 1 0.4 1 3 44 0.8 4 2 05 5 56 65 80 5 20 24	nA
$I_{D(ON)}$		Refer to On-Leakage Current	-40°C to +125°C	-3		3	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.4	2	μΑ
I _{IL}	Input leakage current		-40°C to +125°C	-0.1	-0.005		μΑ
C _{IN}	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	SUPPLY					'	
			25°C		35	56	μΑ
I_{DD}	V _{DD} supply current	V_{DD} = 16.5 V, V_{SS} = -16.5 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			65	μΑ
			-40°C to +125°C			80	μΑ
			25°C		5	20	μΑ
I_{SS}	V _{SS} supply current	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$ Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			24	μΑ
		3 4 2.22 2 3, 2 3, 30 000	-40°C to +125°C			35	μΑ

⁽¹⁾ When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.7 ±15 V Dual Supply: Switching Characteristics

 $V_{DD} = +15 \text{ V} \pm 10\%, \ V_{SS} = -15 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$ Typical at $V_{DD} = +15 \text{ V}, \ V_{SS} = -15 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 10 V	25°C		100	175	ns
t _{ON}	Turn-on time from control input	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			205	ns
		Time	–40°C to +125°C			225	ns
		V _S = 10 V	25°C		80	205	ns
t _{OFF}	Turn-off time from control input	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			225	ns
		Time	-40°C to +125°C			240	ns
			25°C		27		ns
t _{BBM}	Break-before-make time delay (TMUX7213 Only)	$V_S = 10 \text{ V},$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C	5			ns
	(TMOXIZIO OTTY)	11(000 12, OL 00 pi	-40°C to +125°C	5			ns
		V _{DD} rise time = 1 μs	25°C		0.17		ms
t _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		0.18		ms
	(VDD to output)	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.18		ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		260		ps
Q _{INJ}	Charge injection	V _S = 0 V, C _L = 100 pF Refer to Charge Injection	25°C		60		рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 100 kHz$ Refer to Off Isolation	25°C		-70		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$ Refer to Off Isolation	25°C		-50		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 100 kHz$ Refer to Crosstalk	25°C		-114		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$ Refer to Crosstalk	25°C		-93		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C		56		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$	25°C		-0.15		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-68		dB
THD+N	Total Harmonic Distortion + Noise	V_{PP} = 15 V, V_{BIAS} = 0 V R_L = 10 k Ω , C_L = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C		0.0004		%
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C		28		pF
C _{D(OFF)}	Drain off capacitance	V _S = 0 V, f = 1 MHz	25°C		45		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 0 V, f = 1 MHz	25°C		145		pF



6.8 ±20 V Dual Supply: Electrical Characteristics

 $V_{DD} = +20 \text{ V} \pm 10\%, \ V_{SS} = -20 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$ Typical at $V_{DD} = +20 \text{ V}, \ V_{SS} = -20 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$

<u> </u>	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = -15 V to +15 V	25°C		1.7	2.5	Ω
R _{ON}	On-resistance	$I_D = -10 \text{ mA}$	–40°C to +85°C			3	Ω
		Refer to On-Resistance	-40°C to +125°C			3.6	Ω
		V _S = -15 V to +15 V	25°C		0.1	2.5	Ω
ΔR_{ON}	On-resistance mismatch between channels	$I_{D} = -10 \text{ mA}$	–40°C to +85°C			0.19	Ω
		Refer to On-Resistance	-40°C to +125°C			2.5 3 3.6 0.18 0.19 0.21 0.6 0.8 0.95 1 4.5 33 1 4.5 33 1 1.5 8	Ω
		V _S = -15 V to +15 V	25°C		0.3	0.6	Ω
R _{ON FLAT}	On-resistance flatness	$I_S = -10 \text{ mA}$	-40°C to +85°C			0.8	Ω
		Refer to On-Resistance	-40°C to +125°C			7 2.5 3 3.6 1 0.18 0.19 0.21 3 0.6 0.8 0.95 3 4.5 33 1 1 4.5 33 1 1 1.5 8 44 0.8 44 0.8 4 2 5 5 7 4 90 7 26 30	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = -10 mA Refer to On-Resistance	-40°C to +125°C		0.008		Ω/°C
		V _{DD} = 22 V, V _{SS} = –22 V	25°C	-1	0.05	1	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch state is off $V_S = +15 \text{ V} / -15 \text{ V}$	-40°C to +85°C	-4.5		2.5 3 3.6 0.18 0.19 0.21 0.6 0.8 0.95 1 4.5 33 1 4.5 33 2 1 0.8 2 65 74 90 26 30	nA
·5(OFF)	Source on leakage carrent	V _D = -15 V / + 15 V Refer to Off-Leakage Current	-40°C to +125°C	-33		33	nA
	Drain off leakage current ⁽¹⁾	V_{DD} = 22 V, V_{SS} = -22 V Switch state is off V_S = +15 V / -15 V V_D = -15 V / + 15 V Refer to Off-Leakage Current	25°C	-1	0.1	1	nA
l=			–40°C to +85°C	-4.5		4.5	nA
'D(OFF)			-40°C to +125°C	-33		33	nA
		V _{DD} = 22 V, V _{SS} = –22 V	25°C	-1	0.1	1	nA
I _{S(ON)}	Channel on leakage current ⁽²⁾	Switch state is on	–40°C to +85°C	-1.5		1.5	nA
S(ON) D(ON)		$V_S = V_D = \pm 15 V$ Refer to On-Leakage Current	-40°C to +125°C	-8		8	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.4	2	μA
I _{IL}	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	SUPPLY		-			'	
			25°C		33	65	μΑ
I_{DD}	V _{DD} supply current	V_{DD} = 22 V, V_{SS} = -22 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			74	μΑ
			-40°C to +125°C			90	μΑ
			25°C		7	26	μΑ
I_{SS}	V _{SS} supply current	V_{DD} = 22 V, V_{SS} = -22 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			30	μΑ
		3 4 2.22 2 3, 2 3, 30 000	-40°C to +125°C			45	μΑ

⁽¹⁾ When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.9 ±20 V Dual Supply: Switching Characteristics

 $V_{DD} = +20 \text{ V} \pm 10\%, \ V_{SS} = -20 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$ Typical at $V_{DD} = +20 \text{ V}, \ V_{SS} = -20 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$

<u> </u>	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 10 V	25°C		100	185	ns
t _{ON}	Turn-on time from control input	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	–40°C to +85°C			210	ns
		Time	-40°C to +125°C			230	ns
		V _S = 10 V	25°C		90	210	ns
t _{OFF}	Turn-off time from control input	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			225	ns
		Time	-40°C to +125°C			235	ns
			25°C		28		ns
t _{BBM}	Break-before-make time delay (TMUX7213 Only)	$ V_S = 10 \text{ V},$ $ R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C	10			ns
	(Times at 210 only)	11. 000 12, OL 00 pi	-40°C to +125°C	10			ns
		V _{DD} rise time = 1 μs	25°C		0.17		ms
t _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_L = 300 \Omega, C_L = 35 pF$	–40°C to +85°C		0.18		ms
	(DD to carpar)	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.18		ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		260		ps
Q _{INJ}	Charge injection	V _S = 0 V, C _L = 100 pF Refer to Charge Injection	25°C		92		рС
O _{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 0 V, f = 100 kHz Refer to Off Isolation	25°C		-70		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$ Refer to Off Isolation	25°C		-50		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 100 kHz$ Refer to Crosstalk	25°C		-112		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$ Refer to Crosstalk	25°C		-93		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C		48		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$	25°C		-0.14		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-68		dB
THD+N	Total Harmonic Distortion + Noise	V_{PP} = 20 V, V_{BIAS} = 0 V R_L = 10 k Ω , C_L = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C		0.0003		%
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C		28		pF
C _{D(OFF)}	Drain off capacitance	V _S = 0 V, f = 1 MHz	25°C		45		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 0 V, f = 1 MHz	25°C		145		pF



6.10 44 V Single Supply: Electrical Characteristics

 V_{DD} = +44 V, V_{SS} = 0 V, GND = 0 V (unless otherwise noted)

Typical at V_{DD} = +44 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	$V_{DD} = +44 \text{ V}, V_{SS} = 0 \text{ V}, I_A = 2$ PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = 0 V to 40 V	25°C		2	2.4	Ω
R _{ON}	On-resistance	$I_{D} = -10 \text{ mA}$	-40°C to +85°C			3.2	Ω
		Refer to On-Resistance	-40°C to +125°C			3.8	Ω
		V _S = 0 V to 40 V	25°C		0.1	0.18	Ω
ΔR_{ON}	On-resistance mismatch between channels	$I_{D} = -10 \text{ mA}$	-40°C to +85°C			0.19	Ω
		Refer to On-Resistance	-40°C to +125°C			0.21	Ω
		V _S = 0 V to 40 V	25°C		0.65	0.8	Ω
R _{ON FLAT}	On-resistance flatness	$I_{D} = -10 \text{ mA}$	-40°C to +85°C			1.1	Ω
		Refer to On-Resistance	-40°C to +125°C			1.2	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 22 V, I _S = -10 mA Refer to On-Resistance	-40°C to +125°C		0.007		Ω/°C
		V _{DD} = 44 V, V _{SS} = 0 V	25°C	-1	0.05	1	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch state is off V _S = 40 V / 1 V	-40°C to +85°C	-7		7	nA
·S(OFF)	Source on loanage carrons	V _D = 1 V / 40 V Refer to Off-Leakage Current	-40°C to +125°C	-50		50	nA
		V _{DD} = 44 V, V _{SS} = 0 V	25°C	-1	0.05	1	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	Switch state is off V _S = 40 V / 1 V	-40°C to +85°C	-7		7	nA
·D(OFF)	Drain on loanage carroin	V _D = 1 V / 40 V Refer to Off-Leakage Current	-40°C to +125°C	-50		50	nA
		V _{DD} = 44 V, V _{SS} = 0 V	25°C	-1	0.05	1	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = 40 \text{ V or } 1 \text{ V}$	-40°C to +85°C	-3.5		3.5	nA
·D(ON)		Refer to On-Leakage Current	-40°C to +125°C	-5		5	nA
LOGIC IN	PUTS (SEL / EN pins)			•		'	
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.6	2	μΑ
I _{IL}	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	SUPPLY					'	
		V 44.V.V 23.V	25°C		44	79	μΑ
I_{DD}	V _{DD} supply current	V_{DD} = 44 V, V_{SS} = 0 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			88	μA
			-40°C to +125°C			105	μA

⁽¹⁾ When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

⁽²⁾ When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.

6.11 44 V Single Supply: Switching Characteristics

 $\begin{aligned} &V_{DD} = +44 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)} \\ &\text{Typical at V}_{DD} = +44 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \text{ (unless otherwise noted)} \end{aligned}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 18 V	25°C		80	185	ns
t _{ON}	Turn-on time from control input	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	–40°C to +85°C			205	ns
		Time	–40°C to +125°C			225	ns
		V _S = 18 V	25°C		90	205	ns
t _{OFF}	Turn-off time from control input	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			220	ns
		Time	-40°C to +125°C			228	ns
			25°C		27		ns
t _{BBM}	Break-before-make time delay (TMUX7213 Only)	$V_S = 18 \text{ V},$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C	10			ns
	(TMOX7213 Offiy)	1 - 300 Ω, O _L - 33 pi	–40°C to +125°C	10			ns
		V _{DD} rise time = 1 μs	25°C		0.14		ms
t _{ON (VDD)}	Device turn on time	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		0.15		ms
, ,	(V _{DD} to output)	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.15		ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		270		ps
Q _{INJ}	Charge injection	V _S = 22 V, C _L = 100 pF Refer to Charge Injection	25°C		104		рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 100 kHz$ Refer to Off Isolation	25°C		-70		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$ Refer to Off Isolation	25°C		-50		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 100 kHz$ Refer to Crosstalk	25°C		-112		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1MHz$ Refer to Crosstalk	25°C		-93		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		46		MHz
IL	Insertion loss	R_L = 50 Ω , C_L = 5 pF V_S = 6 V, f = 1 MHz	25°C		-0.15		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-66		dB
THD+N	Total Harmonic Distortion + Noise	V_{PP} = 22 V, V_{BIAS} = 22 V R_L = 10 kΩ , C_L = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C	0	.0003		%
C _{S(OFF)}	Source off capacitance	V _S = 22 V, f = 1 MHz	25°C		28		pF
C _{D(OFF)}	Drain off capacitance	V _S = 22 V, f = 1 MHz	25°C		45		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 22 V, f = 1 MHz	25°C		145		pF



6.12 12 V Single Supply: Electrical Characteristics

 $V_{DD} = +12 \text{ V} \pm 10\%, \ V_{SS} = 0 \text{ V}, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$ Typical at $V_{DD} = +12 \text{ V}, \ V_{SS} = 0 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = 0 V to 10 V	25°C		2.8	5.4	Ω
R _{ON}	On-resistance	$I_{D} = -10 \text{ mA}$	-40°C to +85°C			6.8	Ω
		Refer to On-Resistance	-40°C to +125°C			7.4	Ω
		V _S = 0 V to 10 V	25°C		0.13	0.21	Ω
ΔR_{ON}	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	-40°C to +85°C			0.23	Ω
	CHAINCIS	Refer to On-Resistance	-40°C to +125°C			0.25	Ω
		V _S = 0 V to 10 V	25°C		1	1.7	Ω
R _{ON FLAT}	On-resistance flatness	$I_S = -10 \text{ mA}$	-40°C to +85°C			1.9	Ω
		Refer to On-Resistance	-40°C to +125°C			2	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 6 V, I _S = -10 mA Refer to On-Resistance	-40°C to +125°C		0.015		Ω/°C
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	-0.25	0.01	0.25	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch state is off V _S = 10 V / 1 V	-40°C to +85°C	-2		2	nA
'S(OFF)	Course on rounding our one	V _D = 1 V / 10 V Refer to Off-Leakage Current	-40°C to +125°C	-16		16	nA
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	-0.25	0.05	0.25	nA
la (acc)	Drain off leakage current ⁽¹⁾	Switch state is off V _S = 10 V / 1 V	-40°C to +85°C	-2		2	nA
I _{D(OFF)}	Brain on leakage current	V _D = 1 V / 10 V Refer to Off-Leakage Current	-40°C to +125°C	-16		16	nA
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	-0.5	0.05	0.5	nA
I _{S(ON)}	Channel on leakage current ⁽²⁾	Switch state is on V _S = V _D = 10 V or 1 V	-40°C to +85°C	-1		1	nA
I _{D(ON)}		Refer to On-Leakage Current	-40°C to +125°C	-3		3	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.4	2	μA
I _{IL}	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	SUPPLY			•			
			25°C		30	44	μΑ
I_{DD}	V _{DD} supply current	V_{DD} = 13.2 V, V_{SS} = 0 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			52	μΑ
			-40°C to +125°C			62	μΑ

⁽¹⁾ When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

⁽²⁾ When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.13 12 V Single Supply: Switching Characteristics


 $\begin{aligned} &V_{DD} = +12 \text{ V} \pm 10\%, \text{ V}_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)} \\ &\text{Typical at V}_{DD} = +12 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \text{ (unless otherwise noted)} \end{aligned}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 8 V	25°C		170	225	ns
t _{ON}	Turn-on time from control input	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			276	ns
		Time	-40°C to +125°C			315	ns
		V _S = 8 V	25°C		75	248	ns
t _{OFF}	Turn-off time from control input	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			285	ns
		Time	-40°C to +125°C			310	ns
			25°C		30		ns
t _{BBM}	Break-before-make time delay (TMUX7213 Only)	$V_S = 8 \text{ V},$ $R_1 = 300 \Omega, C_1 = 35 \text{ pF}$	-40°C to +85°C	13			ns
	(TWOXTZ13 OTHY)	πι – 300 22, Ο[– 33 βι	-40°C to +125°C	13			ns
		V _{DD} rise time = 1 μs	25°C		0.17		ms
t _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		0.18		ms
	(ՎՈՄ 10 օգտել)	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.18		ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		270		ps
Q _{INJ}	Charge injection	V _S = 6 V, C _L = 100 pF Refer to Charge Injection	25°C		12		рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 100 kHz$ Refer to Off Isolation	25°C		-70		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$ Refer to Off Isolation	25°C		-50		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 100 kHz$ Refer to Crosstalk	25°C		-112		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1MHz$ Refer to Crosstalk	25°C		-93		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		125		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$	25°C	-	-0.25		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-70		dB
THD+N	Total Harmonic Distortion + Noise	V_{PP} = 6 V, V_{BIAS} = 6 V R_L = 10 k Ω , C_L = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C	(0.001		%
C _{S(OFF)}	Source off capacitance	V _S = 6 V, f = 1 MHz	25°C		35		pF
C _{D(OFF)}	Drain off capacitance	V _S = 6 V, f = 1 MHz	25°C		50		pF
C _{S(ON)} , C _{D(ON)}	On capacitance	V _S = 6 V, f = 1 MHz	25°C		145		pF




6.14 Typical Characteristics


at T_A = 25°C (unless otherwise noted)























7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol RON is used to denote onresistance. Z 7-1 shows the measurement setup used to measure R_{ON}. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$:




図 7-1. On-Resistance Measurement Setup


7.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current.
- Drain off-leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol I_{S(OFF)}.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol I_{D(OFF)}.



☑ 7-2. Off-Leakage Measurement Setup



7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. \boxtimes 7-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




図 7-3. On-Leakage Measurement Setup

7.4 t_{ON} and t_{OFF} Time

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \boxtimes 7-4 shows the setup used to measure turn-on time, denoted by the symbol t_{ON} .

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \boxtimes 7-4 shows the setup used to measure turn-off time, denoted by the symbol t_{OFF} .




図 7-4. Turn-On and Turn-Off Time Measurement Setup



7.5 t_{ON (VDD)} Time

The $t_{ON\ (VDD)}$ time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. \boxtimes 7-5 shows the setup used to measure turn on time, denoted by the symbol $t_{ON\ (VDD)}$.




図 7-5. t_{ON (VDD)} Time Measurement Setup

7.6 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. \boxtimes 7-6 shows the setup used to measure propagation delay, denoted by the symbol t_{PD} .




図 7-6. Propagation Delay Measurement Setup



7.7 Charge Injection

The TMUX721x devices have a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C . \boxtimes 7-7 shows the setup used to measure charge injection from source (Sx) to drain (Dx).




図 7-7. Charge-Injection Measurement Setup

7.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. The characteristic impedance, Z_0 , for the measurement is 50 Ω . \boxtimes 7-8 shows the setup used to measure off isolation. Use off isolation equation to compute off isolation.




図 7-8. Off Isolation Measurement Setup



7.9 Channel-to-Channel Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (Dx) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. The characteristic impedance, Z_0 , for the measurement is 50 Ω . \boxtimes 7-9 shows the setup used to measure, and the equation used to compute crosstalk.




図 7-9. Channel-to-Channel Crosstalk Measurement Setup

7.10 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (Dx) of the device. The characteristic impedance, Z_0 , for the measurement is 50 Ω . \boxtimes 7-10 shows the setup used to measure bandwidth.




図 7-10. Bandwidth Measurement Setup



7.11 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.




図 7-11. THD + N Measurement Setup

7.12 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 100 mV_{PP} . The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the AC PSRR.




図 7-12. AC PSRR Measurement Setup




8 Detailed Description

8.1 Overview

The TMUX7212 is a 1:1 (SPST), 4-channel switch. The device has four independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the state of the corresponding select pin.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX721x conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Rail-to-Rail Operation

The valid signal path input and output voltage for TMUX721x ranges from V_{SS} to V_{DD} .

8.3.3 1.8V Logic Compatible Inputs

The TMUX721x device has 1.8V logic compatible control for all logic control inputs. 1.8V logic level inputs allows the TMUX721x to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and bill of material cost. For more information on 1.8V logic implementations refer to Simplifying Design with 1.8V logic Muxes and Switches.

8.3.4 Integrated Pull-Down Resistor on Logic Pins

The TMUX721x has internal weak pull-down resistors to GND to ensure the logic pins are not left floating. The value of this pull-down resistor is approximately $4M\Omega$, but is clamped to about 1 μ A at higher voltages. This feature integrates up to four external components and reduces system size and cost.

8.3.5 Fail-Safe Logic

The TMUX721x supports Fail-Safe Logic on the control input pins (SEL1, SEL2, SEL3, and SEL4) allowing for operation up to 44V, regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX721x to be ramped to 44V while $V_{\rm DD}$ and $V_{\rm SS}$ = 0V. The logic control inputs are protected against positive faults of up to 44V in powered-off condition, but do not offer protection against negative overvoltage conditions.



8.3.6 Latch-Up Immune

Latch-up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The latch-up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX721x family of devices are constructed on silicon on insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX721x family of switches and multiplexers to be used in harsh environments. For more information on latch-up immunity refer to *Using Latch Up Immune Multiplexers to Help Improve System Reliability* .

8.3.7 Ultra-Low Charge Injection

⊠ 8-1 shows how the TMUX721x devices have a transmission gate topology. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




図 8-1. Transmission Gate Topology

The TMUX721x contains specialized architecture to reduce charge injection on the Drain (Dx). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the Source (Sx). This will ensure that excess charge from the switch transition will be pushed into the compensation capacitor on the Source (Sx) instead of the Drain (Dx). As a general rule, Cp should be 20x larger than the equivalent load capacitance on the Drain (Dx). \boxtimes 8-2 shows charge injection variation with different compensation capacitors on the Source side. This plot was captured on the TMUX7219M as part of the TMUX72xx family with a 100 pF load capacitance.






図 8-2. Charge Injection Compensation



8.4 Device Functional Modes

The TMUX721x device has four independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the state of the corresponding select pin. The control pins can be as high as 44V.

The TMUX721x devices can operate without any external components except for the supply decoupling capacitors. The SELx pins have internal pull-down resistors of $4M\Omega$. If unused, then the SELx pin must be tied to GND for the device to not consume additional current as highlighted in Implications of Slow or Floating CMOS Inputs. Unused signal path inputs (Sx or Dx) should be connected to GND.

8.5 Truth Tables

表 8-1 shows the truth tables for the TMUX7212.

表 8-1. TMUX7212 Truth Table

SEL x ⁽¹⁾	CHANNEL x
0	Channel x OFF
1	Channel x ON

(1) x denotes 1, 2, 3, or 4 for the corresponding channel.



9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。


9.1 Application Information


The TMUX721x is part of the precision switches and multiplexers family of devices. These devices operate with dual supplies ($\pm 4.5 \text{ V}$ to $\pm 22 \text{ V}$), a single supply (4.5 V to 44 V), or asymmetric supplies (such as V_{DD} = 12 V, V_{SS} = -5 V), and offer true rail-to-rail input and output. The TMUX721x offers low R_{ON} , low on and off leakage currents and ultra-low charge injection performance. These features makes the TMUX721x a family of precision, robust, high-performance analog multiplexer for high-voltage, industrial applications.

9.2 Typical Application

One example to take advantage of TMUX721x precision performance is the implementation of parametric measurement unit (PMU) in the semiconductor automatic test equipment (ATE) application.

In Automated Test Equipment (ATE) systems, the Parametric Measurement Unit (PMU) is tasked to measure device (DUT) parametric information in terms of voltage and current. When measuring voltage, current is applied at the DUT pin, and current range adjustment can be done through changing the value of the internal sense resistor. There is sometimes a need, depending on the DUT, to use even higher testing current than natively supported by the system. A 4 channel SPST switch, together with external higher current amplifier and resistor, can be used to achieve the flexibility. The PMU operating voltage is typically in mid voltage (up to 20 V). An appropriate switch like the TMUX721x with low leakage current (0.05 nA typical) works well in these applications to ensure measurement accuracy and low R_{ON} and flat $R_{ON_FLATNESS}$ allows the current range to be controlled more precisely. $\boxed{2}$ 9-1 shows simplified diagram of such implementations in memory and semiconductor test equipment.





Internal Sense Resistor

External Sense Resistor

図 9-1. High Current Range Selection Using External Resistor

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



9.2.1 Design Requirements

For this design example, use the parameters listed in 表 9-1.

表 9-1. Design Parameters

PARAMETERS	VALUES
Supply (V _{DD})	20 V
Supply (V _{SS})	-10 V
Input / Output signal range	–10 V to 20 V (Rail-to-Rail)
Control logic thresholds	1.8 V compatible

9.2.2 Detailed Design Procedure

Figure 10-1 demonstrates how the TMUX721x can be used in semiconductor test equipment for high-precision, high-voltage, multi-channel measurement applications. The TMUX721x can support 1.8 V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. The TMUX721x can be operated without any external components except for the supply decoupling capacitors. The select pins have an internal pull-down resistor to prevent floating input logic. All inputs to the switch must fall within the recommend operating conditions of the TMUX721x including signal range and continuous current. For this design with a positive supply of 20 V on V_{DD} , and negative supply of -10 V on V_{SS} , the signal range can be 20 V to -10 V. The max continuous current (I_{DC}) can be up to 330 mA as shown in the *Recommended Operating Conditions* table for wide-range current measurement.

9.2.3 Application Curve

The TMUX721x have excellent charge injection performance and ultra-low leakage current, making them ideal choices to minimize sampling error for the sample and hold application.




図 9-2. Charge Injection vs. Drain Voltage




図 9-3. On-Leakage vs. Source or Drain Voltage

9.3 Power Supply Recommendations

The TMUX721x device operates across a wide supply range of ± 4.5 V to ± 22 V (4.5V to 44V in single-supply mode). The device also perform well with asymmetrical supplies such as $V_{DD} = 12$ V and $V_{SS} = -5$ V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from $0.1\mu\text{F}$ to $10\mu\text{F}$ at both the V_{DD} and V_{SS} pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in



parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.

9.4 Layout

9.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. \boxtimes 9-4 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




図 9-4. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Some key considerations are:

- For reliable operation, connect a decoupling capacitor ranging from 0.1μF to 10μF between VDD/VSS and GND. We recommend a 0.1μF and 1μF capacitor, placing the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.



9.4.2 Layout Example




図 9-5. TMUX721x Layout Example



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

- Texas Instruments, Using Latch Up Immune Multiplexers to Help Improve System Reliability application note
- · Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief
- Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- · Texas Instruments, Sample & Hold Glitch Reduction for Precision Outputs Reference Design reference guide
- Texas Instruments, Simplifying Design with 1.8V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application note
- Texas Instruments, *True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit* application note
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application note

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

10.4 Trademarks

テキサス・インスツルメンツ E2E[™] is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。



11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revis	on C (August 2021) to Revision D (July 2024)	Page
Update HBM ESD	value on PW and RUM package	5
Updated IIH max s	pecification	7
Changes from Revis	on B (April 2021) to Revision C (August 2021)	Page
	7212、TMUX7213 の QFN パッケージを追加	
 Added ESD detail 	or RUM package	5
· Changed THD+N t	ypical for 12V supply	14
· Added the Integrat	ed Pull-Down Resistor on Logic Pins section	26
	Low Charge Injection section	
 Updated the TMUX 	721x Layout Example figure in the Layout Example section	33
		_
 Included Break-bet 	on A (March 2021) to Revision B (April 2021) ore-make time delay for TMUX7213	8
 Included Break-bet 	on A (March 2021) to Revision B (April 2021) ore-make time delay for TMUX7213e Injection Compensation figure	8
 Included Break-bet Updated the Charg 	ore-make time delay for TMUX7213e Injection Compensation figure	8 27
 Included Break-bet Updated the Charg Changes from Revise	ore-make time delay for TMUX7213e Injection Compensation figure	8 27 Page
 Included Break-bet Updated the Charg Changes from Revis 「特長」セクションに 	ore-make time delay for TMUX7213e Injection Compensation figure	Page
 Included Break-bef Updated the Charg Changes from Revis 「特長」セクションに Added thermal info 	ore-make time delay for TMUX7213e Injection Compensation figure	Page
 Included Break-bef Updated the Charg 「特長」セクションに Added thermal info Updated I_{DC} specs 	ore-make time delay for TMUX7213 e Injection Compensation figure on * (December 2020) to Revision A (March 2021) WQFN の大電流サポートを追加rmation for QFN package	Page
 Included Break-bef Updated the Charg 「特長」セクションに Added thermal info Updated I_{DC} specs Added I_{DC} specs fo 	ore-make time delay for TMUX7213e Injection Compensation figure	Page
 Included Break-bef Updated the Charg Changes from Revis 「特長」セクションに Added thermal info Updated I_{DC} specs Added I_{DC} specs fo Updated V_{DD} rise to 	ore-make time delay for TMUX7213 e Injection Compensation figure	Page

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

35


PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 9. Board assembly site may have different recommendations for stencil design.






RUM0016E



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






EXAMPLE BOARD LAYOUT

RUM0016E

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




EXAMPLE STENCIL DESIGN

RUM0016E

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com

17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TMUX7211PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X211
TMUX7211PWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X211
TMUX7211RUMR	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X211
TMUX7211RUMR.B	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X211
TMUX7211RUMRG4	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X211
TMUX7211RUMRG4.B	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X211
TMUX7212PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X212
TMUX7212PWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X212
TMUX7212RUMR	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X212
TMUX7212RUMR.B	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X212
TMUX7212RUMRG4	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X212
TMUX7212RUMRG4.B	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X212
TMUX7213PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X213
TMUX7213PWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X213
TMUX7213RUMR	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X213
TMUX7213RUMR.B	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X213

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX7211PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX7211RUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TMUX7211RUMRG4	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TMUX7212PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX7212RUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TMUX7212RUMRG4	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TMUX7213PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX7213RUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX7211PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TMUX7211RUMR	WQFN	RUM	16	3000	367.0	367.0	35.0
TMUX7211RUMRG4	WQFN	RUM	16	3000	367.0	367.0	35.0
TMUX7212PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TMUX7212RUMR	WQFN	RUM	16	3000	367.0	367.0	35.0
TMUX7212RUMRG4	WQFN	RUM	16	3000	367.0	367.0	35.0
TMUX7213PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TMUX7213RUMR	WQFN	RUM	16	3000	367.0	367.0	35.0

4 x 4, 0.65 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




PLASTIC QUAD FLATPACK - NO LEAD



- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated