









**TMUX7208M** 

JAJSN75 - JANUARY 2024

# TMUX7208M 44V、ラッチアップ フリー、8:1、1 チャネル高精度マルチプレ クサ、 1.8V ロジック付き

## 1 特長

- ラッチアップ耐性
- デュアル電源電圧範囲:±4.5V~±22V
- 単電源電圧範囲:4.5V~44V
- -55°C~+125°Cの動作温度範囲
- 低いオン抵抗:4Ω
- 少ない電荷注入:3pC
- 大電流のサポート:300mA (最大値)
- 1.8V ロジック互換入力
- ロジックピンにプルダウン抵抗を内蔵
- フェイルセーフ ロジック
- レールツーレール動作
- 双方向の信号パス
- ブレイク ビフォー メイクのスイッチング動作

## 2 アプリケーション

- 航空用フライト コントロール ユニット
- 航空機のコックピット ディスプレイ
- スタンドアロンの航空用高精度フライトコントロール
- インターコネクト / ディストリビューション ボックス
- 航空宇宙/防衛

## 3 概要


TMUX7208M は、低いオン抵抗と少ない電荷注入を特長 とする高精度の8:1シングル チャネル マルチプレクサで す。このデバイスは単一電源 (4.5V~44V)、デュアル電源 (±4.5V~±22V)、または非対称電源 (V<sub>DD</sub> = 12V、V<sub>SS</sub> = -5V など) で適切に動作します。TMUX7208M は、ソース (Sx) ピンおよびドレイン (D) ピンで、 $V_{SS}$  から  $V_{DD}$  までの 範囲の双方向アナログおよびデジタル信号をサポートしま す。

TMUX7208M は高精度スイッチおよびマルチプレクサフ アミリの製品であり、オンおよびオフ時のリーク電流が非常 に小さいため、高精度の測定用途に使用できます。 TMUX72xx ファミリはラッチアップ フリーであるため、一般 的に過電圧イベントによって発生するデバイス内の寄生構 造間の好ましくない大電流イベントを防止できます。ラッチ アップ状態は通常、電源レールがターンオフされるまで継 続するため、デバイスの障害の原因になる場合がありま す。このラッチアップ フリーという特長により、TMUX72xx スイッチおよびマルチプレクサ ファミリは過酷な環境でも 使用できます。さらに、TMUX7208M は、最低 -55℃まで の拡張温度範囲での使用が定格内であるため、過酷な産 業用および航空宇宙のアプリケーションに理想的です。

#### パッケージ情報

部品番号	パッケージ (2)	パッケージ サイズ <sup>(3)</sup>	
TMUX7208M	PW (TSSOP, 16)	5mm × 6.4mm	

- 製品比較表を参照してください。 (1)
- 詳細については、セクション 12 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



概略ブロック図



## **Table of Contents**

<b>1</b> 特長 1	7.8 Propagation Delay	23
2 アプリケーション1	7.9 Charge Injection	
3 概要1	7.10 Off Isolation	<mark>2</mark> 4
4 Device Comparison Table2	7.11 Crosstalk	25
5 Pin Configuration and Functions3	7.12 Bandwidth	25
6 Specifications4	7.13 THD + Noise	26
6.1 Absolute Maximum Ratings4	7.14 Power Supply Rejection Ratio (PSRR)	26
6.2 ESD Ratings4	8 Detailed Description	27
6.3 Thermal Information5	8.1 Overview	
6.4 Recommended Operating Conditions5	8.2 Functional Block Diagram	
6.5 Source or Drain Continuous Current5	8.3 Feature Description	
6.6 ±15V Dual Supply: Electrical Characteristics6	8.4 Device Functional Modes	
6.7 ±15V Dual Supply: Switching Characteristics7	8.5 Truth Tables	
6.8 ±20V Dual Supply: Electrical Characteristics8	9 Application and Implementation	30
6.9 ±20V Dual Supply: Switching Characteristics9	9.1 Application Information	
6.10 44V Single Supply: Electrical Characteristics 11	9.2 Typical Application	
6.11 44V Single Supply: Switching Characteristics12	9.3 Power Supply Recommendations	
6.12 12 V Single Supply: Electrical Characteristics 13	9.4 Layout	
6.13 12 V Single Supply: Switching Characteristics 14	10 Device and Documentation Support	
6.14 Typical Characteristics	10.1 Documentation Support	
7 Parameter Measurement Information20	10.2ドキュメントの更新通知を受け取る方法	
7.1 On-Resistance20	10.3 サポート・リソース	34
7.2 Off-Leakage Current20	10.4 Trademarks	34
7.3 On-Leakage Current21	10.5 静電気放電に関する注意事項	34
7.4 Transition Time21	10.6 用語集	34
7.5 t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>	11 Revision History	34
7.6 Break-Before-Make22	12 Mechanical, Packaging, and Orderable	
7.7 t <sub>ON (VDD)</sub> Time23	Information	35

# **4 Device Comparison Table**

PRODUCT	DESCRIPTION		
TMUX7208M	Low-Leakage-Current, Precision, 8:1, 1-Ch. multiplexer		



## **5 Pin Configuration and Functions**




図 5-1. TMUX7208M: PW Package, 16-Pin TSSOP (Top View)

表 5-1. TMUX7208M Pin Functions

	PIN		TYPE <sup>(1)</sup>	DESCRIPTION <sup>(2)</sup>
NAME	PW	RUM	I TPE(')	DESCRIPTION(-)
A0	1	15	I	Logic control input, has internal 4MΩ pull-down resistor. Controls the switch configuration as shown in セクション 8.5.
A1	16	14	I	Logic control input, has internal 4MΩ pull-down resistor. Controls the switch configuration as shown in セクション 8.5.
A2	15	13	I	Logic control input, has internal 4MΩ pull-down resistor. Controls the switch configuration as shown in セクション 8.5.
D	8	6	I/O	Drain pin. Can be an input or output.
EN	2	16	I	Active high logic enable, has internal $4M\Omega$ pull-down resistor. When this pin is low, all switches are turned off. When this pin is high, the Ax logic input determines which switch is turned on.
GND	14	12	Р	Ground (0V) reference.
S1	4	2	I/O	Source pin 1. Can be an input or output.
S2	5	3	I/O	Source pin 2. Can be an input or output.
S3	6	4	I/O	Source pin 3. Can be an input or output.
S4	7	5	I/O	Source pin 4. Can be an input or output.
S5	12	10	I/O	Source pin 5. Can be an input or output.
S6	11	9	I/O	Source pin 6. Can be an input or output.
S7	10	8	I/O	Source pin 7. Can be an input or output.
S8	9	7	I/O	Source pin 8. Can be an input or output.
VDD	13	11	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from $0.1\mu F$ to $10\mu F$ between $V_{DD}$ and GND.
VSS	3	1	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1µF to 10µF between V <sub>SS</sub> and GND.
Thermal Pad —			_	The thermal pad is not connected internally. No requirement to solder this pad, if connected it is recommended that the pad be left floating or tied to GND.

<sup>(1)</sup> I = input, O = output, I/O = input and output, P = power.

3

English Data Sheet: SCDS454

Product Folder Links: TMUX7208M

<sup>(2)</sup> Refer to セクション 8.4 for what to do with unused pins.



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
$V_{DD} - V_{SS}$			48	V
$V_{DD}$	Supply voltage	-0.5	48	V
V <sub>SS</sub>		-48	0.5	V
V <sub>ADDRESS</sub> or V <sub>EN</sub>	Logic control input pin voltage (EN, A0, A1, A2)	-0.5	48	V
I <sub>ADDRESS</sub> or I <sub>EN</sub>	Logic control input pin current (EN, A0, A1, A2)	-30	30	mA
V <sub>S</sub> or V <sub>D</sub>	Source or drain voltage (Sx, D)	V <sub>SS</sub> -0.5	V <sub>DD</sub> +0.5	V
I <sub>IK</sub>	Diode clamp current <sup>(3)</sup>	-30	30	mA
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)		I <sub>DC</sub> + 10 % <sup>(4)</sup>	mA
T <sub>A</sub>	Ambient temperature	-55	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C
TJ	Junction temperature		150	°C
P <sub>tot</sub>	Total power dissipation (TSSOP package) <sup>(5)</sup>		700	mW

<sup>(1)</sup> Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (4) Refer to Source or Drain Continuous Current table for I<sub>DC</sub> specifications.
- (5) For QFN package: P<sub>tot</sub> derates linearly above T<sub>A</sub> = 70°C by 24.4mW/°C. For TSSOP package: P<sub>tot</sub> derates linearly above T<sub>A</sub> = 70°C by 10.8mW/°C.

## 6.2 ESD Ratings

			VALUE	UNIT			
TMUX7208	TMUX7208M						
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V			
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC JS-002, all pins <sup>(2)</sup>	±500	V			

- JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

## www.ti.com/ja-jp

## **6.3 Thermal Information**

		TMUX7208M	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	93.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	24.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	40.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.0	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	39.4	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **6.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>DD</sub> – V <sub>SS</sub> (1)	Power supply voltage differential	4.5	44	V
$V_{DD}$	Positive power supply voltage	4.5	44	V
V <sub>S</sub> or V <sub>D</sub>	Signal path input/output voltage (source or drain pin) (Sx, D)	V <sub>SS</sub>	$V_{DD}$	V
V <sub>ADDRESS</sub> or V <sub>EN</sub>	Address or enable pin voltage	0	36	V
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)		I <sub>DC</sub> <sup>(2)</sup>	mA
T <sub>A</sub>	Ambient temperature	<b>–</b> 55	125	°C

 $V_{DD}$  and  $V_{SS}$  can be any value as long as  $4.5 \text{V} \le (V_{DD} - V_{SS}) \le 36 \text{V}$ , and the minimum  $V_{DD}$  is met. Refer to *Source or Drain Continuous Current* table for  $I_{DC}$  specifications.

## 6.5 Source or Drain Continuous Current

at supply voltage of V<sub>DD</sub> ± 10%, V<sub>SS</sub> ± 10 % (unless otherwise noted)

CONTINUOUS CURRENT PER CHANNEL (I <sub>DC</sub> ) PACKAGE TEST CONDITIONS		T - 25°C	T - 05°C	T - 425°C	UNIT
		T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C	T <sub>A</sub> = 125°C	UNIT
	±15V Dual Supply	300	190	110	mA
	+36V Single Supply <sup>(1)</sup>	280	170	100	mA
PW (TSSOP)	+12 V Single Supply	220	150	90	mA
	±5V Dual Supply	210	140	90	mA
	+5V Single Supply	170	110	70	mA

(1) Specified for nominal supply voltage only.

English Data Sheet: SCDS454



## 6.6 ±15V Dual Supply: Electrical Characteristics

 $V_{DD} = +15 V \pm 10\%, \ V_{SS} = -15 V \pm 10\%, \ GND = 0V \ (unless otherwise noted)$  Typical at  $V_{DD} = +15 V, \ V_{SS} = -15 V, \ T_A = 25 ^{\circ}C \ (unless otherwise noted)$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = -10V to +10V	25°C		4	5.9	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{mA}$	-40°C to +85°C			7.4	Ω
		Refer to On-Resistance	-55°C to +125°C			8.7	Ω
		V <sub>S</sub> = -10V to +10V	25°C		0.2	0.7	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_D = -10 \text{mA}$	-40°C to +85°C			0.8	Ω
	- Indianasis	Refer to On-Resistance	-55°C to +125°C			0.9	Ω
		V <sub>S</sub> = -10V to +10V	25°C		0.4	0.9 0.4 1.5 1.7 1.8 0.02 0.04 0.4 1	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_S = -10 \text{mA}$	-40°C to +85°C			5.9 7.4 8.7 0.8 0.9 1.5 1.7 1.8 0.4 6 42 0.4 5 40 44 0.8 1.2	Ω
		Refer to On-Resistance	-55°C to +125°C			1.8	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0V, I <sub>S</sub> = -10mA Refer to On-Resistance	-55°C to +125°C		0.02		Ω/°C
		V <sub>DD</sub> = 16.5V, V <sub>SS</sub> = -16.5V	25°C	-0.4	0.04	0.4	nA
le(OEE)	Source off leakage current <sup>(1)</sup>	Switch state is off $V_S = +10V / -10V$	-40°C to +85°C	-1		1	nA
·3(OFF)		V <sub>D</sub> = -10V / + 10V Refer to Off-Leakage Current	-55°C to +125°C	-5		5.9 7.4 8.7 0.7 0.8 0.9 1.5 1.7 1.8 0.4 1 5 0.4 6 42 0.4 5 40 44 0.8 1.2	nA
		$V_{DD} = 16.5V, V_{SS} = -16.5V$	25°C	-0.4	0.04	0.4	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch state is off $V_S = +10V / -10V$	-40°C to +85°C	-6		6	nA
·D(OFF)	Jan on loakage carroin	V <sub>D</sub> = -10V / + 10V Refer to Off-Leakage Current	-55°C to +125°C	-42	0.2  0.4  0.02  4 0.04  1-1  -5  -4 0.04  -6  12  -4 0.04  -5  -6  0  0.4	42	nA
		V <sub>DD</sub> = 16.5V, V <sub>SS</sub> = -16.5V	25°C	-0.4	0.04	0.4	nA
I <sub>S(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = \pm 10V$	-40°C to +85°C	-5		4 5.9 7.4 8.7 7.2 0.8 0.9 4 1.5 1.7 1.8 02 04 0.4 1 5 04 0.4 6 42 04 0.4 5 40 08 41 1.2 05 5 60 75 3 14	nA
RON  ARON  ARON  RON FLAT  RON DRIFT  IS(OFF)  IS(OFF)  IS(ON) ID(OFF)  INTERPORT OF THE POWER SUPPOWER SUPPOWE		Refer to On-Leakage Current	-55°C to +125°C	-40		40	nA
LOGIC INF	PUTS (EN, A0, A1, A2)						
V <sub>IH</sub>	Logic voltage high		-55°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		-55°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-55°C to +125°C		0.4	1.2	μA
I <sub>IL</sub>	Input leakage current		-55°C to +125°C	-0.1	-0.005		μA
C <sub>IN</sub>	Logic input capacitance		-55°C to +125°C		3.5		pF
POWER S	UPPLY						
			25°C		35	57	μA
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD}$ = 16.5V, $V_{SS}$ = -16.5V Logic inputs = 0V, 5V, or $V_{DD}$	-40°C to +85°C			60	μA
			-55°C to +125°C			75	μA
			25°C		3	14	μA
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD} = 16.5V, V_{SS} = -16.5V$ Logic inputs = 0V, 5V, or $V_{DD}$	-40°C to +85°C			0.7 0.8 0.9 1.5 1.7 1.8 0.4 1 5 0.4 6 42 0.4 5 40 44 0.8 1.2	μA
			-55°C to +125°C			22	μA

<sup>(1)</sup> When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



## 6.7 ±15V Dual Supply: Switching Characteristics

 $V_{DD} = +15 V \pm 10\%, \ V_{SS} = -15 V \pm 10\%, \ GND = 0V \ (unless otherwise noted)$  Typical at  $V_{DD} = +15 V, \ V_{SS} = -15 V, \ T_A = 25 ^{\circ}C \ (unless otherwise noted)$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN T	YP MAX	UNIT
		V <sub>S</sub> = 10V	25°C	1	40 195	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300\Omega$ , $C_L = 35pF$	-40°C to +85°C		220	ns
		Refer to Transition Time	-55°C to +125°C		240	ns
		V <sub>S</sub> = 10V	25°C	1	40 195	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300\Omega$ , $C_L = 35pF$	-40°C to +85°C		220	ns
		Refer to Turn-on and Turn-off Time	-55°C to +125°C		240	ns
		V <sub>S</sub> = 10V	25°C	2	200 268	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$R_L = 300\Omega, C_L = 35pF$	-40°C to +85°C		285	ns
		Refer to Turn-on and Turn-off Time	-55°C to +125°C		140 195 220 240 140 195 220 240 200 268	ns
		V <sub>S</sub> = 10V,	25°C		60	ns
t <sub>BBM</sub>	Break-before-make time delay	$V_S = 10V$ , $R_L = 300\Omega$ , $C_L = 35pF$	-40°C to +85°C	1		ns
		Refer to Break-Before-Make	-55°C to +125°C	1		ns
		V	25°C	0	.16	ms
ton (EN)  Toff (EN)  T	Device turn on time	$V_{DD}$ rise time = 1 μs $R_L$ = 300 $\Omega$ , $C_L$ = 35pF	-40°C to +85°C	0	.17	ms
()	(V <sub>DD</sub> to output)	Refer to Turn-on (VDD) Time	-55°C to +125°C	0	.17	ms
t <sub>PD</sub>	Propagation delay	$R_L = 50\Omega$ , $C_L = 5pF$ Refer to Propagation Delay	25°C		1.8	ns
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 0V, C <sub>L</sub> = 100pF Refer to Charge Injection	25°C		3	рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ , $f = 100kHz$ Refer to Off Isolation	25°C	-	-82	dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ , $f = 1MHz$ Refer to Off Isolation	25°C	-	-62	dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ , $f = 100kHz$ Refer to Crosstalk	25°C	-	-85	dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ , $f = 1MHz$ Refer to Crosstalk	25°C	-	-65	dB
BW	-3dB Bandwidth	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ Refer to Bandwidth	25°C		30	MHz
IL	Insertion loss	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ , $f = 1MHz$	25°C	-0	.35	dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5pF, $f$ = 1MHz Refer to ACPSRR	25°C	-	-74	dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 15V$ , $V_{BIAS} = 0V$ $R_L = 10k\Omega$ , $C_L = 5pF$ , f = 20 Hz to 20kHz Refer to THD + Noise	25°C	0.00	003	%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0V, f = 1MHz	25°C		15	pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 0V, f = 1MHz	25°C	1	35	pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 0V, f = 1MHz	25°C	1	85	pF

資料に関するフィードバック(ご意見やお問い合わせ)を送信

1



## 6.8 ±20V Dual Supply: Electrical Characteristics

 $V_{DD}$  = +20V ± 10%,  $V_{SS}$  = -20V ±10%, GND = 0V (unless otherwise noted) Typical at  $V_{DD}$  = +20V,  $V_{SS}$  = -20V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH			·			
		V <sub>c</sub> = -15V to +15V	25°C		3.5	5.4	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{mA}$	–40°C to +85°C			6.7	Ω
		Refer to On-Resistance	–55°C to +125°C			7.9	Ω
		V <sub>c</sub> = -15V to +15V	25°C		0.2	0.7	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	I <sub>D</sub> = -10mA	–40°C to +85°C			0.8	Ω
	ond mois	Refer to On-Resistance	–55°C to +125°C			0.9	Ω
		$V_c = -15V \text{ to } +15V$	25°C		0.4	1.2	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_S = -10 \text{mA}$	–40°C to +85°C			5.4 6.7 7.9 0.7 0.8 0.9	Ω
		Refer to On-Resistance	-55°C to +125°C			1.9	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	$V_S = 0V$ , $I_S = -10$ mA Refer to On-Resistance	–55°C to +125°C		0.016		Ω/°C
		V <sub>DD</sub> = 22V, V <sub>SS</sub> = -22V	25°C	-1	0.04	1	nA
la.a==	Source off leakage current <sup>(1)</sup>		–40°C to +85°C	-2		2	nA
'S(OFF)	Course on leakage current	$V_D = -15V / + 15V$ Refer to Off-Leakage Current	–55°C to +125°C	-10		5.4 6.7 7.9 0.7 0.8 0.9 1.2 1.5 1.9 1 1 2 10 1 11 70 62 44 0.8 1.2	nA
		V <sub>DD</sub> = 22V, V <sub>SS</sub> = -22V	25°C	-1	0.04	1	nA
RON  ARON  RON FLAT  RON DRIFT  IS(OFF)  IS(OFF)  ID(OFF)  IUL  IIII  IIII  CIN  POWER S  IDD	Drain off leakage current <sup>(1)</sup>	$V_S = +15V / -15V$ $V_D = -15V / + 15V$	–40°C to +85°C	-11		11	nA
	Diam on leakage current		-55°C to +125°C	-70		70	nA
		V <sub>DD</sub> = 22V, V <sub>SS</sub> = -22V	25°C	-1	0.04	1	nA
I <sub>S(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on	-40°C to +85°C	-10		10	nA
ΔR <sub>ON</sub> C C C C C C C C C C C C C C C C C C C		Refer to On-Leakage Current	–55°C to +125°C	-62		62	nA
LOGIC IN	PUTS (EN, A0, A1, A2)	Vs = -15V to +15V   Vs = -10mA   Cs = -15V to +15V   Vs = -10mA   Cs = -15V to +15V   Cs = -15V to +15V to +85°C   Cs = -10					
V <sub>IH</sub>	Logic voltage high		-55°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		-55°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-55°C to +125°C		0.4	1.2	μA
I <sub>IL</sub>	Input leakage current		-55°C to +125°C	-0.1	-0.005		μA
C <sub>IN</sub>	Logic input capacitance		-55°C to +125°C		3.5		pF
POWER S	SUPPLY		I				
			25°C		40	60	μA
$I_{DD}$	V <sub>DD</sub> supply current		-40°C to +85°C			70	μA
		Logio iripato – ov, ov, or vDD	-55°C to +125°C			6.7 7.9 2 0.7 0.8 0.9 4 1.2 1.5 1.9 6 4 1 2 10 4 1 11 70 4 1 10 62 4 1.2 5 5 7 60 7 0 84 2 9 18	μA
			25°C		2	9	μA
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD} = 22V$ , $V_{SS} = -22V$	-40°C to +85°C			7.9 0.7 0.8 0.9 1.2 1.5 1.9 1 1 2 10 1 11 70 62 44 0.8 1.2 60 70 84 9 18	μA
		Logio iriputo – UV, UV, UI VDD	-55°C to +125°C			24	μA

<sup>(1)</sup> When  $V_S$  is positive,  $V_D$  is negative, and vice versa.

When  $V_S$  is at a voltage potential,  $V_D$  is floating, and vice versa.



## 6.9 ±20V Dual Supply: Switching Characteristics

 $V_{DD}$  = +20V ± 10%,  $V_{SS}$  = -20V ±10%, GND = 0V (unless otherwise noted) Typical at  $V_{DD}$  = +20V,  $V_{SS}$  = -20V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 10V	25°C		115	208	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300\Omega, C_L = 35pF$	-40°C to +85°C			230	ns
		Refer to Transition Time	-55°C to +125°C			248	ns
		V <sub>S</sub> = 10V	25°C		115	205	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300\Omega$ , $C_L = 35pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			228	ns
		Time	–55°C to +125°C			248	ns
		V <sub>S</sub> = 10V	25°C		148	270	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$R_L = 300\Omega$ , $C_L = 35pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			285	ns
		Time	-55°C to +125°C			290	ns
		V <sub>S</sub> = 10V,	25°C		50		ns
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300\Omega, C_L = 35pF$	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-55°C to +125°C	1			ns
		V <sub>DD</sub> rise time = 1 μs	25°C		0.15		ms
T <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300\Omega$ , $C_L = 35pF$	-40°C to +85°C		0.16		ms
	(	Refer to Turn-on (VDD) Time	-55°C to +125°C		0.16		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50\Omega$ , $C_L = 5pF$ Refer to Propagation Delay	25°C		1.8		ns
$Q_{INJ}$	Charge injection	V <sub>S</sub> = 0V, C <sub>L</sub> = 100pF Refer to Charge Injection	25°C		2		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ , $f = 100kHz$ Refer to Off Isolation	25°C		-82		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ , $f = 1MHz$ Refer to Off Isolation	25°C		-62		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ , $f = 100kHz$ Refer to Crosstalk	25°C		-85		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ , $f = 1MHz$ Refer to Crosstalk	25°C		-65		dB
BW	-3dB Bandwidth (TMUX7208)	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ Refer to Bandwidth	25°C		30		MHz
IL	Insertion loss	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ , $f = 1MHz$	25°C	-0.3			dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5pF, $f$ = 1MHz Refer to ACPSRR	25°C	-72			dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ = 20V, $V_{BIAS}$ = 0V $R_L$ = 10k $\Omega$ , $C_L$ = 5pF, f = 20 Hz to 20kHz Refer to THD + Noise	25°C		0.0003		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0V, f = 1MHz	25°C		14		pF
C <sub>D(OFF)</sub>	Drain off capacitance (TMUX7208)	V <sub>S</sub> = 0V, f = 1MHz	25°C		130		pF



 $V_{DD}$  = +20V ± 10%, V<sub>SS</sub> = -20V ±10%, GND = 0V (unless otherwise noted) Typical at V<sub>DD</sub> = +20V, V<sub>SS</sub> = -20V, T<sub>A</sub> = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
C <sub>S(ON)</sub> , C <sub>D(ON)</sub>	On capacitance (TMUX7208)	V <sub>S</sub> = 0V, f = 1MHz	25°C		180		pF

Copyright © 2024 Texas Instruments Incorporated

10

Product Folder Links: TMUX7208M



## 6.10 44V Single Supply: Electrical Characteristics

 $V_{DD}$  = +44V,  $V_{SS}$  = 0V, GND = 0V (unless otherwise noted)

Typical at  $V_{DD}$  = +44V,  $V_{SS}$  = 0V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = 0V to 40V	25°C		3.5	5.5	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{mA}$	-40°C to +85°C			7	Ω
		Refer to On-Resistance	-55°C to +125°C			8.4	Ω
		V <sub>S</sub> = 0V to 40V	25°C		0.2	0.7	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_D = -10 \text{mA}$	-40°C to +85°C		,	8.0	Ω
	Grannels	Refer to On-Resistance	-55°C to +125°C		,	0.9	Ω
		V <sub>S</sub> = 0V to 40V	25°C		0.4	1.85	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_D = -10 \text{mA}$	-40°C to +85°C			2.3	Ω
		Refer to On-Resistance	-55°C to +125°C		,	2.8	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 22V, I <sub>S</sub> = -10mA Refer to On-Resistance	-55°C to +125°C		0.015		Ω/°C
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	$V_{DD} = 44V$ , $V_{SS} = 0V$ Switch state is off $V_{S} = 40V / 1 V$	25°C	-1	0.04	1	nA
			-40°C to +85°C	-2.5		2.5	nA
		V <sub>D</sub> = 1 V / 40V Refer to Off-Leakage Current	-55°C to +125°C	-14		14	nA
	Drain off leakage current <sup>(1)</sup>	$V_{DD} = 44V$ , $V_{SS} = 0V$ Switch state is off $V_{S} = 40V / 1 V$	25°C	-1	0.05	1	nA
I <sub>D(OFF)</sub>			-40°C to +85°C	-16		16	nA
-D(OFF)		V <sub>D</sub> = 1 V / 40V Refer to Off-Leakage Current	-55°C to +125°C	-110		110	nA
_		V <sub>DD</sub> = 44V, V <sub>SS</sub> = 0V	25°C	-1	0.05	1	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current <sup>(2)</sup>	Switch state is on V <sub>S</sub> = V <sub>D</sub> = 40V or 1 V	-40°C to +85°C	-15		15	nA
-D(ON)		Refer to On-Leakage Current	-55°C to +125°C	-98		98	nA
LOGIC INF	PUTS (EN, A0, A1, A2)	·	·			·	
V <sub>IH</sub>	Logic voltage high		-55°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		-55°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-55°C to +125°C		0.4	1.2	μA
I <sub>IL</sub>	Input leakage current		-55°C to +125°C	-0.1	-0.005		μΑ
C <sub>IN</sub>	Logic input capacitance		-55°C to +125°C		3.5		pF
POWER S	UPPLY	·	·				
			25°C		55	85	μΑ
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD} = 44V$ , $V_{SS} = 0V$ Logic inputs = 0V, 5V, or $V_{DD}$	-40°C to +85°C			95	μA
		3 2 . , 2 . , 2 . 000	-55°C to +125°C			110	μA

Product Folder Links: TMUX7208M

資料に関するフィードバック(ご意見やお問い合わせ)を送信

11

English Data Sheet: SCDS454

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive. When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating. (2)



## 6.11 44V Single Supply: Switching Characteristics

 $V_{DD}$  = +44V,  $V_{SS}$  = 0V, GND = 0V (unless otherwise noted) Typical at  $V_{DD}$  = +44V,  $V_{SS}$  = 0V,  $T_A$  = 25°C (unless otherwise noted)

rypiodi d	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN TY	P MAX	UNIT
		V <sub>S</sub> = 18 V	25°C	11	205	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300\Omega, C_L = 35pF$	-40°C to +85°C		226	ns
		Refer to Transition Time	-55°C to +125°C		245	ns
		V <sub>S</sub> = 18 V	25°C	12	205	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300\Omega, C_L = 35pF$	-40°C to +85°C		225	ns
		Refer to Turn-on and Turn-off Time	-55°C to +125°C		245	ns
		V <sub>S</sub> = 18 V	25°C	28	300	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$R_L = 300\Omega$ , $C_L = 35pF$	-40°C to +85°C		310	ns
		Refer to Turn-on and Turn-off Time	-55°C to +125°C		320	ns
		V <sub>S</sub> = 18 V,	25°C	4	)	ns
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300\Omega$ , $C_L = 35pF$	-40°C to +85°C	1		ns
		Refer to Break-Before-Make	–55°C to +125°C	1		ns
		V <sub>DD</sub> rise time = 1 μs	25°C	0.1	2	ms
T <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300\Omega, C_L = 35pF$	-40°C to +85°C	0.1	3	ms
,	(VDB to output)	Refer to Turn-on (VDD) Time	-55°C to +125°C	0.1	3	ms
t <sub>PD</sub>	Propagation delay	$R_L = 50\Omega$ , $C_L = 5pF$ Refer to Propagation Delay	25°C	2.	5	ns
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 22V, C <sub>L</sub> = 100pF Refer to Charge Injection	25°C	_	5	pC
O <sub>ISO</sub>	Off-isolation	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6$ V, $f = 100$ kHz Refer to Off Isolation	25°C	-8	2	dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6$ V, $f = 1MHz$ Refer to Off Isolation	25°C	-6	2	dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6$ V, $f = 100kHz$ Refer to Crosstalk	25°C	-8	5	dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6$ V, $f = 1MHz$ Refer to Crosstalk	25°C	-8	5	dB
BW	-3dB Bandwidth	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6$ V Refer to Bandwidth	25°C	30		MHz
IL	Insertion loss	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6$ V, $f = 1MHz$	25°C	-0.3	5	dB
ACPSRR	AC Power Supply Rejection Ratio	$\begin{aligned} &V_{PP} = 0.62 \text{ V on } V_{DD} \text{ and } V_{SS} \\ &R_L = 50\Omega \text{ , } C_L = 5 \text{pF,} \\ &f = 1 \text{MHz} \\ &\text{Refer to } A \text{CPSRR} \end{aligned}$	25°C	-70		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ = 22V, $V_{BIAS}$ = 22V $R_L$ = 10k $\Omega$ , $C_L$ = 5pF, f = 20 Hz to 20kHz Refer to THD + Noise	25°C	0.0002		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 22V, f = 1MHz	25°C	1	5	pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 22V, f = 1MHz	25°C	13	5	pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 22V, f = 1MHz	25°C	18	5	pF

Copyright © 2024 Texas Instruments Incorporated

12

Product Folder Links: TMUX7208M



## 6.12 12 V Single Supply: Electrical Characteristics

 $V_{DD}$  = +12 V ± 10%,  $V_{SS}$  = 0V, GND = 0V (unless otherwise noted) Typical at  $V_{DD}$  = +12 V,  $V_{SS}$  = 0V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = 0V to 10V	25°C		7	11.8	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{mA}$	-40°C to +85°C			14.2	Ω
		Refer to On-Resistance	-55°C to +125°C			16.5	Ω
		V <sub>S</sub> = 0V to 10V	25°C		0.2	0.7	Ω
ΔR <sub>ON</sub>	On-resistance mismatch between channels	$I_D = -10 \text{mA}$	-40°C to +85°C		,	0.8	Ω
	onarmoic .	Refer to On-Resistance	-55°C to +125°C			0.9	Ω
		V <sub>S</sub> = 0V to 10V	25°C		1.7	3.4	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_S = -10 \text{mA}$	-40°C to +85°C			3.8	Ω
		Refer to On-Resistance	-55°C to +125°C			4.6	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 6 V, I <sub>S</sub> = -10mA Refer to On-Resistance	-55°C to +125°C		0.03		Ω/°C
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	$V_{DD} = 13.2V$ , $V_{SS} = 0V$ Switch state is off $V_{S} = 10V / 1 V$	25°C	-0.4	0.04	0.4	nA
			-40°C to +85°C	-1		1	nA
		V <sub>D</sub> = 1 V / 10V Refer to Off-Leakage Current	-55°C to +125°C	-8		8	nA
	Drain off leakage current <sup>(1)</sup>	$V_{DD} = 13.2V, V_{SS} = 0V$	25°C	-0.4	0.05	0.4	nA
I <sub>D(OFF)</sub>		Switch state is off V <sub>S</sub> = 10V / 1 V	-40°C to +85°C	-5		5	nA
Б(СП)		V <sub>D</sub> = 1 V / 10V Refer to Off-Leakage Current	-55°C to +125°C	-30		30	nA
		$V_{DD} = 13.2V, V_{SS} = 0V$	25°C	-0.4	0.05	0.4	nA
I <sub>S(ON)</sub> I <sub>D(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = 10V$ or 1 V	-40°C to +85°C	-4		4	nA
D(014)		Refer to On-Leakage Current	-55°C to +125°C	-28		28	nA
LOGIC INF	PUTS (EN, A0, A1, A2)						
V <sub>IH</sub>	Logic voltage high		-55°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		-55°C to +125°C	0		8.0	V
I <sub>IH</sub>	Input leakage current		-55°C to +125°C		0.4	1.2	μΑ
I <sub>IL</sub>	Input leakage current		-55°C to +125°C	-0.1	-0.005		μΑ
C <sub>IN</sub>	Logic input capacitance		-55°C to +125°C		3.5		pF
POWER S	UPPLY						
		V = 42.0V V = 0V	25°C		30	48	μΑ
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD}$ = 13.2V, $V_{SS}$ = 0V Logic inputs = 0V, 5V, or $V_{DD}$	-40°C to +85°C			54	μΑ
			-55°C to +125°C			65	μΑ

資料に関するフィードバック(ご意見やお問い合わせ)を送信

13

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive. When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating. (2)



## 6.13 12 V Single Supply: Switching Characteristics

 $V_{DD}$  = +12 V ± 10%,  $V_{SS}$  = 0V, GND = 0V (unless otherwise noted) Typical at  $V_{DD}$  = +12 V,  $V_{SS}$  = 0V,  $T_A$  = 25°C (unless otherwise noted)

i y prodi di	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 8 V	25°C		180	210	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300\Omega$ , $C_L = 35pF$	-40°C to +85°C			245	ns
		Refer to Transition Time	-55°C to +125°C			276	ns
		V <sub>S</sub> = 8 V	25°C		115	202	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300\Omega$ , $C_L = 35pF$	-40°C to +85°C			235	ns
		Refer to Turn-on and Turn-off Time	-55°C to +125°C			265	ns
		V <sub>S</sub> = 8 V	25°C		290	318	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$R_L = 300\Omega, C_L = 35pF$	-40°C to +85°C			350	ns
		Refer to Turn-on and Turn-off Time	-55°C to +125°C			370	ns
		V <sub>S</sub> = 8 V,	25°C		50		ns
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300\Omega, C_L = 35pF$	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-55°C to +125°C	1			ns
		V <sub>DD</sub> rise time = 1 μs	25°C		0.16		ms
T <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300\Omega, C_L = 35pF$	-40°C to +85°C		0.17	1	ms
	(VDD to Gatpat)	Refer to Turn-on (VDD) Time	-55°C to +125°C		0.17	1	ms
t <sub>PD</sub>	Propagation delay	$R_L = 50\Omega$ , $C_L = 5pF$ Refer to Propagation Delay	25°C		2.5		ns
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 6 V, C <sub>L</sub> = 100pF Refer to Charge Injection	25°C		2		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6$ V, $f = 100kHz$	25°C		-82		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6$ V, $f = 1MHz$ Refer to Off Isolation	25°C		-62		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6$ V, $f = 100kHz$ Refer to Crosstalk	25°C		-85		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6$ V, $f = 1MHz$ Refer to Crosstalk	25°C		-65		dB
BW	-3dB Bandwidth	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6$ V Refer to Bandwidth	25°C		28		MHz
IL	Insertion loss	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6$ V, $f = 1MHz$	25°C		-0.6		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5pF, $f$ = 1MHz Refer to ACPSRR	25°C -74			dB	
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ = 6 V, $V_{BIAS}$ = 6 V $R_L$ = 10kΩ , $C_L$ = 5pF, f = 20 Hz to 20kHz Refer to THD + Noise	25°C 0.0007			%	
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 6 V, f = 1MHz	25°C		17		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 6 V, f = 1MHz	25°C		155		pF
C <sub>S(ON)</sub> , C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 6 V, f = 1MHz	25°C		200		pF

Copyright © 2024 Texas Instruments Incorporated


14

Product Folder Links: TMUX7208M



## **6.14 Typical Characteristics**

at T<sub>A</sub> = 25°C (unless otherwise noted)




15

English Data Sheet: SCDS454


Product Folder Links: TMUX7208M



at T<sub>A</sub> = 25°C (unless otherwise noted)




at T<sub>A</sub> = 25°C (unless otherwise noted)



English Data Sheet: SCDS454




at T<sub>A</sub> = 25°C (unless otherwise noted)





at T<sub>A</sub> = 25°C (unless otherwise noted)



English Data Sheet: SCDS454

#### 7 Parameter Measurement Information

#### 7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance.  $\boxtimes$  7-1 shows the measurement setup used to measure  $R_{ON}$ . Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ :




図 7-1. On-Resistance Measurement Setup

### 7.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- · Source off-leakage current
- · Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol I<sub>S(OFF)</sub>.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .




図 7-2. Off-Leakage Measurement Setup

資料に関するフィードバック(ご意見やお問い合わせ) を送信

English Data Sheet: SCDS454

## 7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement.  $\boxtimes$  7-3 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




図 7-3. On-Leakage Measurement Setup

## 7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 90% after the address signal has risen or fallen past the logic threshold. The 90% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance.  $\boxtimes$  7-4 shows the setup used to measure transition time, denoted by the symbol treatment.




図 7-4. Transition-Time Measurement Setup

Product Folder Links: TMUX7208M

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21



## 7.5 t<sub>ON(EN)</sub> and t<sub>OFF(EN)</sub>

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance.  $\boxtimes$  7-7 shows the setup used to measure turn-on time, denoted by the symbol  $t_{ON(EN)}$ .

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance.  $\boxtimes$  7-7 shows the setup used to measure turn-off time, denoted by the symbol  $t_{OFF(EN)}$ .




図 7-5. Turn-On and Turn-Off Time Measurement Setup

#### 7.6 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay.  $\boxtimes$  7-6 shows the setup used to measure break-before-make delay, denoted by the symbol  $t_{OPEN(BBM)}$ .




図 7-6. Break-Before-Make Delay Measurement Setup

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated



## 7.7 t<sub>ON (VDD)</sub> Time

The  $t_{ON\ (VDD)}$  time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system.  $\boxtimes$  7-7 shows the setup used to measure turn on time, denoted by the symbol  $t_{ON\ (VDD)}$ .




図 7-7. t<sub>ON (VDD)</sub> Time Measurement Setup

## 7.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold.  $\boxtimes$  7-8 shows the setup used to measure propagation delay, denoted by the symbol  $t_{PD}$ .




図 7-8. Propagation Delay Measurement Setup

23


English Data Sheet: SCDS454

Product Folder Links: TMUX7208M



## 7.9 Charge Injection

The TMUX7208M has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_{INJ}$ .  $\boxtimes$  7-9 shows the setup used to measure charge injection from source (Sx) to drain (D).



☑ 7-9. Charge-Injection Measurement Setup

#### 7.10 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel.  $\boxtimes$  7-10 shows the setup used to measure, and the equation used to calculate off isolation.




図 7-10. Off Isolation Measurement Setup

Product Folder Links: TMUX7208M

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

#### 7.11 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel.  $\boxtimes$  7-11 shows the setup used to measure, and the equation used to calculate crosstalk.




図 7-11. Crosstalk Measurement Setup

#### 7.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device.  $\boxtimes$  7-12 shows the setup used to measure bandwidth.




図 7-12. Bandwidth Measurement Setup

25

English Data Sheet: SCDS454

Product Folder Links: TMUX7208M



#### 7.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD+N.




図 7-13. THD+N Measurement Setup

## 7.14 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620 mVPP. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the ACPSRR. A high ratio represents a high degree of tolerance to supply rail variation.

☑ 7-14 shows how the decoupling capacitors reduce high frequency noise on the supply pins. This helps stabilize the supply and immediately filter as much of the supply noise as possible.




図 7-14. ACPSRR Measurement Setup


Copyright © 2024 Texas Instruments Incorporated

8 Detailed Description

#### 8.1 Overview

The TMUX7208M is an 8:1, 1-channel multiplexer. Each channel is turned on or turned off based on the state of the address lines and enable pin.

### 8.2 Functional Block Diagram



## **8.3 Feature Description**

#### 8.3.1 Bidirectional Operation

The TMUX7208M conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). Each channel has similar characteristics in both directions and supports both analog and digital signals.

#### 8.3.2 Rail-to-Rail Operation

The valid signal path input or output voltage for the TMUX7208M ranges from  $V_{SS}$  to  $V_{DD}$ .

#### 8.3.3 1.8 V Logic Compatible Inputs

TMUX7208M have 1.8V logic compatible control for all logic control inputs. 1.8 V logic level inputs allows the to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to Simplifying Design with 1.8 V logic Muxes and Switches.

### 8.3.4 Integrated Pull-Down Resistor on Logic Pins

The TMUX7208M has internal weak pull-down resistors to GND to ensure the logic pins are not left floating. The value of this pull-down resistor is approximately  $4M\Omega$ , but is clamped to about  $1\mu A$  at higher voltages. This feature integrates up to four external components and reduces system size and cost.

#### 8.3.5 Fail-Safe Logic

TMUX7208M supports fail-safe logic on the control input pins (EN and Ax) allowing it to operate up to 44V, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-safe logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the fail-safe logic feature allows the TMUX7208M logic input pins to ramp up to +44V while  $V_{DD}$  and  $V_{SS}$  = 0V. The logic control inputs are protected against positive faults of up to +44V in powered-off condition, but do not offer protection against negative overvoltage conditions.

Copyright © 2024 Texas Instruments Incorporated *資料に関す*Product Folder Links: *TMUX7208M* 

資料に関するフィードバック(ご意見やお問い合わせ) を送信

27

#### 8.3.6 Latch-Up Immune

Latch-up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The Latch-Up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX72xx family of devices are constructed on Silicon on Insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX72xx family of switches and multiplexers to be used in harsh environments. For more information on latch-up immunity refer to *Using Latch Up Immune Multiplexers to Help Improve System Reliability*.

### 8.3.7 Ultra-Low Charge Injection

The TMUX7208M have a transmission gate topology, as shown in 🗵 8-1. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




図 8-1. Transmission Gate Topology

The TMUX7208M contains specialized architecture to reduce charge injection on the Drain (D). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the Source (Sx). This will ensure that excess charge from the switch transition will be pushed into the compensation capacitor on the Source (Sx) instead of the Drain (D). As a general rule of thumb, Cp should be 20x larger than the equivalent load capacitance on the Drain (D). 8-2 shows charge injection variation with different compensation capacitors on the Source side. This plot was captured on the TMUX7219M as part of the TMUX72xx family with a 100pF load capacitance.




図 8-2. Charge Injection Compensation

Product Folder Links: TMUX7208M

Copyright © 2024 Texas Instruments Incorporated



#### 8.4 Device Functional Modes

When the EN pin of the TMUX7208M is pulled high, one of the switches is closed based on the state of the Ax pin. When the EN pin is pulled low, all of the switches are in an open state regardless of the state of the Ax pin. The control pins can be as high as 44V.

The TMUX7208M can operate without any external components except for the supply decoupling capacitors. The EN and Ax pins have internal pull-down resistors of 4MΩ. If unused, tie Ax and EN pins to GND to prevent the device from consuming additional current as highlighted in Implications of Slow or Floating CMOS Inputs. Unused signal path inputs (Sx or D) should be connected to GND.

#### 8.5 Truth Tables

表 8-1 provides the truth tables for the TMUX7208M.

表 8-1. TMUX7208M Truth Table

EN	A2	A1	A0	Selected Source Connected To Drain (D) Pin					
0	X <sup>(1)</sup>	X	X	All sources are off (HI-Z)					
1	0	0	0	S1					
1	0	0	1	S2					
1	0	1	0	S3					
1	0	1	1	S4					
1	1	0	0	S5					
1	1	0	1	S6					
1	1	1	0	S7					
1	1	1	1	S8					

<sup>(1)</sup> X denotes do not care.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

29

Product Folder Links: TMUX7208M English Data Sheet: SCDS454



## 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


#### 9.1 Application Information

The TMUX7208M is part of the precision switches and multiplexers family of devices. These devices operate with dual supplies ( $\pm 4.5 \text{V}$  to  $\pm 22 \text{V}$ ), a single supply (4.5 V to 44 V), or asymmetric supplies (such as  $\text{V}_{DD}$  = 12 V,  $\text{V}_{SS}$  = -5 V), and offer true rail-to-rail input and output. The TMUX7208M offers low  $\text{R}_{ON}$ , low on and off leakage currents and ultra-low charge injection performance. These features makes the TMUX72xx a family of precision, robust, high-performance analog multiplexers for high-voltage, industrial applications.

#### 9.2 Typical Application

One example to take advantage of performance is the implementation of multiplexed data acquisition front end for multiple input sensors. Applications such as analog input modules for programmable logic controllers (PLCs), data acquisition (DAQ), and semiconductor test systems commonly need to monitor multiple signals into a single ADC channel. The multiple inputs can come from different system voltages being monitored, or environmental sensors such as temperature or humidity. 

9-1 shows a simplified example of monitoring multiple inputs into a single ADC using a multiplexer.



☑ 9-1. Multiplexed Data Acquisition Front End

Product Folder Links: TMUX7208M

見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated

#### 9.2.1 Design Requirements

表 9-1. Design Parameters


PARAMETER	VALUE		
Positive supply (VDD)	+15V		
Negative supply (V <sub>SS</sub> )	-15V		
Input and output signal range	-12 V to 12 V (limit of ADC)		
Control logic thresholds	1.8 V compatible		
Temperature range	-55°C to +125°C		

#### 9.2.2 Detailed Design Procedure

The application shown in  $\boxtimes$  9-1 demonstrates how a multiplexer can be used to simplify the signal chain and monitor multiple input signals to a single ADC channel. In this example the ADC has software programmable input ranges up to  $\pm 12.288$  V. The ADC also has overvoltage protection up to  $\pm 20$ V, which allows for the multiplexer to be powered with wider supply voltages than the input signal range to maximize the on resistance performance of the multiplexer, while still maintaining system level overvoltage protection beyond the useable signal range. Both the multiplexer and the ADC are capable of operation in extended industrial temperature range of -55°C to +125°C allowing for use in a wider array of industrial systems.

Many SAR ADCs have an analog input structure that consists of a sampling switch and a sampling capacitor. Many signal chains will have a driver amplifier to help charge the input of the ADC to meet a fast system acquisition time. However, a driver amplifier is not always needed to drive SAR ADCs.  $\boxtimes$  9-2 shows a typical diagram of a sensor driving the SAR ADC input directly after being passed through the multiplexer. A filter capacitor ( $C_{FLT}$ ) is connected to the input of the ADC to reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitor of the ADC.

The sensor block simplifies the device into a Thevenin equivalent voltage source ( $V_{TH}$ ) and resistance ( $R_{TH}$ ) which can be extracted from the device data sheets. Similarly the multiplexer can be thought of as a series resistance ( $R_{ON(MUX)}$ ) and capacitance ( $C_{ON(MUX)}$ ). To ensure maximum precision of the signal chain, the system should be able to settle within 1/2 of an LSB within the acquisition time of the ADC. The time constant can be calculated as shown in  $\boxed{2}$  9-2. This equation highlights the importance of selecting a multiplexer with low onresistance to further reduce the system time constant. Additionally, low charge injection performance of the multiplexer is helpful to reduce conversion errors and improve accuracy of the measurements.



 $t_{ACQ} > k \times \tau_{FLT}$ 

- T<sub>FLT</sub> = (R<sub>TH</sub> + R<sub>ON (MUX)</sub>) X (C<sub>FLT</sub> + C<sub>ON (MUX)</sub>)
- k is single pole time constant for N bit ADC

## 図 9-2. Driving SAR ADC

Product Folder Links: TMUX7208M

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

31



#### 9.2.3 Application Curve

The low on and off leakage currents of TMUX7208M and ultra-low charge injection performance make this device ideal for implementing high precision industrial systems. The TMUX7208M contains specialized architecture to reduce charge injection on the drain side (D) (see セクション 8.3.7 for more details). 図 9-3 shows the plot for the charge injection versus source voltage for the TMUX7208M.




図 9-3. Charge Injection vs Drain Voltage

#### 9.3 Power Supply Recommendations

The TMUX7208M operates across a wide supply range of  $\pm 4.5 \text{V}$  to  $\pm 22 \text{V}$  (4.5V to 44V in single-supply mode). The device also perform well with asymmetrical supplies such as  $V_{DD} = 12 \text{ V}$  and  $V_{SS} = -5 \text{V}$ .

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from  $0.1\mu F$  to  $10\mu F$  at the  $V_{DD}$  and  $V_{SS}$  pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.

#### 9.4 Layout

#### 9.4.1 Layout Guidelines

A reflection can occur when a PCB trace turns a corner at a 90° angle. A reflection occurs primarily because of the change of width of the trace. The trace width increases to 1.414 times the width at the apex of the turn. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners.  $\boxtimes$  9-4 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

Product Folder Links: TMUX7208M

Copyright © 2024 Texas Instruments Incorporated




図 9-4. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

☑ 9-5 shows an example of a PCB layout with the TMUX7208M. Some key considerations are:

- Decouple the supply pins with a 0.1  $\mu$ F and 1  $\mu$ F capacitor, placed lowest value capacitor as close to the pin as possible. Ensure that the capacitor voltage rating is sufficient for the supply voltage.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

#### 9.4.2 Layout Example




図 9-5. TMUX7208M Layout Example

33

English Data Sheet: SCDS454



## 10 Device and Documentation Support

## **10.1 Documentation Support**

#### 10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Using Latch Up Immune Multiplexers to Help Improve System Reliability application note
- Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief
- Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- Texas Instruments, Sample & Hold Glitch Reduction for Precision Outputs Reference Design reference guide
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application note
- Texas Instruments, *True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit* application note
- Texas Instruments, QFN/SON PCB Attachment application note
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application note

#### 10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

## 10.3 サポート・リソース

テキサス・インスツルメンツ E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 10.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

## 10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

#### 11 Revision History

DATE	REVISION	NOTES
January 2024	*	Initial Release

Product Folder Links: TMUX7208M

Copyright © 2024 Texas Instruments Incorporated

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Product Folder Links: TMUX7208M

35

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TMUX7208MPWR	Active	Production	TSSOP (PW)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	X208
TMUX7208MPWR.B	Active	Production	TSSOP (PW)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	X208

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated