TMUX720x 44V、低 RON、1：1 (SPST)、1 チャネル高精度スイッチ、ラッチアップ・フリー、1.8V ロジック対応

1 特長

- ラッチアップ・フリー
- デュアル電源電圧範囲：±4.5V～±22V
- 単一電源電圧範囲：4.5V～44V
- 低いオン抵抗：1.2Ω
- 少ない電荷注入：-10pC
- -40℃～+125℃の動作温度範囲
- ロジック・ピンにプルダウン抵抗を内蔵
- 1.8V ロジック互換
- フェイルセーフ・ロジック
- レール・ツー・レールの動作
- 双方向の信号パス
- ブレイク・ビフォー・メイクのスイッチング動作

2 アプリケーション

- 光学ネットワーク機器
- 光学テスト機器
- 有線ネットワーク
- ファクトリ・オートメーションと産業用制御
- プログラマブル・ロジック・コントローラ (PLC)
- 半導体試験装置
- 超音波スキャナ
- メディカル・モニタと診断
- リモート無線ユニット
- データ・アクイジション・システム

3 概要

TMUX720x は、シングル・チャネル、1:1 (SPST) 構成、ラッチアップ・フリーの相補型金属酸化膜半導体 (CMOS) スイッチです。このデバイスは単一電源 (4.5V～44V)、デュアル電源 (±4.5V～±22V)、または非対称電源 (V_{DD} = 12V、V_{SS} = -5V など) で適切に動作します。TMUX720x は、ソース (S) およびドレイン (D) ピンで、V_{SS} から V_{DD} までの範囲の双方向アナログおよびデジタル信号をサポートします。

TMUX720x は、SEL ピンの制御によりイネーブルまたはディスエーブルにできます。ディスエーブルのときは、両方の信号経路のスイッチがオフになります。すべてのロジック制御入力は、1.8V～V_{DD} のロジック・レベルに対応しています。有効な電源電圧範囲で動作している場合、TTL および CMOS ロジックの両方の互換性を確保できます。フェイルセーフ・ロジック回路により、電源ピンよりも先に制御ピンに電圧が印加されるため、デバイスへの損傷の可能性が避けられます。

TMUX72xx ファミリはラッチアップ・フリーであるため、一般的に過電圧イベントによって発生するデバイス内の寄生構造間の好ましくない大電流イベントを防止できます。ラッチアップ状態は通常、電源レールがオフにされるまで継続するため、デバイスの故障の原因となる場合があります。このラッチアップ・フリーという特長により、TMUX72xx スイッチおよびマルチプレクサ・ファミリは過酷な環境でも使用できます。

パッケージ情報(1)

部品番号	パッケージ	本体サイズ (公称)
TMUX7202 TMUX7201	DGK (VSSOP、8)	3.00mm × 3.00mm
	RQX (WQFN、8)	3.00mm × 2.00mm

(1) 利用可能なすべてのパッケージについては、データシートの末尾にあるパッケージ・オプションについての付録を参照してください。



TMUX7201
(SELx = Logic 1)

TMUX7202
(SELx = Logic 1)

ブロック図

Table of Contents

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (October 2022) to Revision A (March 2023)	Page
• データシートのステータスを「事前情報」から *「量産データ」に変更*	1

5 Pin Configuration and Functions



図 5-1. DGK Package, 8-Pin VSSOP (Top View)



図 5-2. RQX Package, 8-Pin WSON (Top View)

表 5-1. Pin Functions

PIN			TYPE(1)	DESCRIPTION(2)
NAME	DGK	RQX		
S	1	1	I/O	Source pin. Can be an input or output.
NC	2	2	NC	No connection. Not internally connected.
GND	3	3	P	Ground (0 V) reference
V_{DD}	4	4	P	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 µF to 10 µF between V_{DD} and GND.
NC	5	5	NC	No connection. Not internally connected.
SEL	6	6	I	Logic control input, has internal Pull-Down resistor. For information about the switch connection controls, see セクション 8.5.
V_{SS}	7	7	P	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 µF to 10 µF between V_{SS} and GND.
D	8	8	I/O	Drain pin. Can be an input or output.
Thermal Pad			—	The thermal pad is not connected internally. No requirement to solder this pad, if connected it is recommended that the pad be left floating or tied to GND

(1) I = input, O = output, I/O = input or output, P = power, NC = no connection.
(2) For what to do with unused pins, refer to セクション 8.4.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
$V_{DD} - V_{SS}$	Supply voltage		48	V
V_{DD}		–0.5	48	V
V_{SS}		–48	0.5	V
V_{SEL} or V_{EN}	Logic control input pin voltage (SELx)	–0.5	48	V
I_{SEL} or I_{EN}	Logic control input pin current (SELx)	–30	30	mA
V_S or V_D	Source or drain voltage (Sx, Dx)	V_{SS}–0.5	V_{DD}+0.5	V
I_{IK}	Diode clamp current(3)	–30	30	mA
I_S or $I_{D\ (CONT)}$	Source or drain continuous current (Sx, Dx)		I_{DC} + 10 %(4)	mA
T_A	Ambient temperature	–55	150	°C
T_{stg}	Storage temperature	–65	150	°C
T_J	Junction temperature		150	°C

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Absolute Maximum Ratings*. If used outside the *Absolute Maximum Ratings* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) All voltages are with respect to ground, unless otherwise specified.
(3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
(4) Refer to *Source or Drain Continuous Current* table for I_{DC} specifications.

6.2 ESD Ratings

			VALUE	UNIT
TMUX720x				
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)	±2000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins(2)	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Thermal Information

THERMAL METRIC[1]		TMUX720x		UNIT
		DGK (VSSOP)	RQX (WQFN)	
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	152.1	62.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	48.4	54.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	73.2	31.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	4.1	0.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	71.8	30.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	23.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{DD} – V_{SS}$ [1]	Power supply voltage differential	4.5		44	V
V_{DD}	Positive power supply voltage	4.5		44	V
V_S or V_D	Signal path input/output voltage (source or drain pin) (Sx, D)	V_{SS}		V_{DD}	V
V_{SEL} or V_{EN}	Address or enable pin voltage	0		44	V
I_S or $I_{D\ (CONT)}$	Source or drain continuous current (Sx, D)			I_{DC} [2]	mA
T_A	Ambient temperature	–40		125	°C

(1) V_{DD} and V_{SS} can be any value as long as 4.5 V ≤ (V_{DD} – V_{SS}) ≤ 44 V, and the minimum V_{DD} is met.
(2) Refer to *Source or Drain Continuous Current* table for I_{DC} specifications.

6.5 Source or Drain Continuous Current

at supply voltage of V_{DD} ± 10%, V_{SS} ± 10 % (unless otherwise noted)

CONTINUOUS CURRENT PER CHANNEL (I_{DC}) [2]		T_A = 25°C	T_A = 85°C	T_A = 125°C	UNIT
PACKAGE	TEST CONDITIONS				
DSK (VSSOP)	+44 V Dual Supply[1]	440	280	140	mA
	±15 V Dual Supply	420	260	130	mA
	+12 V Single Supply	330	210	125	mA
	±5 V Dual Supply	300	200	120	mA
RQX (WQFN)	+44 V Single Supply[1]	650	350	165	mA
	±15 V Dual Supply	600	340	150	mA
	+12 V Single Supply	500	300	145	mA
	±5 V Dual Supply	450	265	135	mA

(1) Specified for nominal supply voltage only.
(2) Refer to Total power dissipation (P_{tot}) limits in A*bsolute Maximum Ratings* table that must be followed with max continuous current specification.

6.6 ±15 V Dual Supply: Electrical Characteristics

V_{DD} = +15 V ± 10%, V_{SS} = –15 V ±10%, GND = 0 V (unless otherwise noted)
Typical at V_{DD} = +15 V, V_{SS} = –15 V, T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	V_S = –10 V to +10 V I_D = –10 mA	25°C		1.2	1.7	Ω
			–40°C to +85°C			2	Ω
			–40°C to +125°C			2.5	Ω
$R_{ON\ FLAT}$	On-resistance flatness	V_S = –10 V to +10 V I_D = –10 mA	25°C		0.3	0.5	Ω
			–40°C to +85°C			0.7	Ω
			–40°C to +125°C			0.8	Ω
$R_{ON\ DRIFT}$	On-resistance drift	V_S = 0 V, I_S = –10 mA	–40°C to +125°C		0.01		Ω/°C
$I_{S(OFF)}$	Source off leakage current(1)	V_{DD} = 16.5 V, V_{SS} = –16.5 V Switch state is off V_S = +10 V / –10 V V_D = –10 V / + 10 V	25°C	–0.3	0.05	0.3	nA
			–40°C to +85°C	–3.4		3.4	nA
			–40°C to +125°C	–33		33	nA
$I_{D(OFF)}$	Drain off leakage current(1)	V_{DD} = 16.5 V, V_{SS} = –16.5 V Switch state is off V_S = +10 V / –10 V V_D = –10 V / + 10 V	25°C	–0.3	0.05	0.3	nA
			–40°C to +85°C	–3.4		3.4	nA
			–40°C to +125°C	–33		33	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current(2)	V_{DD} = 16.5 V, V_{SS} = –16.5 V Switch state is on V_S = V_D = ±10 V	25°C	–0.65	0.05	0.65	nA
			–40°C to +85°C	–2		2	nA
			–40°C to +125°C	–16		16	nA
LOGIC INPUTS (SEL / EN pins)							
V_{IH}	Logic voltage high		–40°C to +125°C	1.3		44	V
V_{IL}	Logic voltage low		–40°C to +125°C	0		0.8	V
I_{IH}	Input leakage current		–40°C to +125°C		0.4	2	µA
I_{IL}	Input leakage current		–40°C to +125°C	–0.1	–0.005		µA
C_{IN}	Logic input capacitance		–40°C to +125°C		3.5		pF
POWER SUPPLY							
I_{DD}	V_{DD} supply current	V_{DD} = 16.5 V, V_{SS} = –16.5 V Logic inputs = 0 V, 5 V, or V_{DD}	25°C		30	45	µA
			–40°C to +85°C			50	µA
			–40°C to +125°C			55	µA
I_{SS}	V_{SS} supply current	V_{DD} = 16.5 V, V_{SS} = –16.5 V Logic inputs = 0 V, 5 V, or V_{DD}	25°C		7	12	µA
			–40°C to +85°C			15	µA
			–40°C to +125°C			17	µA

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.
(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.

6.7 ±15 V Dual Supply: Switching Characteristics

V_{DD} = +15 V ± 10%, V_{SS} = –15 V ± 10%, GND = 0 V (unless otherwise noted)
Typical at V_{DD} = +15 V, V_{SS} = –15 V, T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
t_{ON}	Turn-on time from control input	V_S = 10 V R_L = 300 Ω, C_L = 35 pF	25°C		120	140	ns
			–40°C to +85°C			155	ns
			–40°C to +125°C			170	ns
t_{OFF}	Turn-off time from control input	V_S = 10 V R_L = 300 Ω, C_L = 35 pF	25°C		130	150	ns
			–40°C to +85°C			160	ns
			–40°C to +125°C			190	ns
$t_{ON (VDD)}$	Device turn on time (V_{DD} to output)	V_{DD} rise time = 1 µs R_L = 300 Ω, C_L = 35 pF	–40°C to +125°C		0.2		ms
t_{PD}	Propagation delay	R_L = 50 Ω , C_L = 5 pF	25°C		450		ps
Q_{INJ}	Charge injection	V_S = 0 V, C_L = 100 pF	25°C		-15		pC
O_{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 0 V, f = 100 kHz	25°C		–70		dB
O_{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 0 V, f = 1 MHz	25°C		–46		dB
BW	–3 dB Bandwidth	R_L = 50 Ω , C_L = 5 pF V_S = 0 V	25°C		22		MHz
I_L	Insertion loss	R_L = 50 Ω , C_L = 5 pF V_S = 0 V, f = 1 MHz	25°C		–0.11		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz	25°C		–40		dB
THD+N	Total Harmonic Distortion + Noise	V_{PP} = 15 V, V_{BIAS} = 0 V R_L = 10 kΩ , C_L = 5 pF, f = 20 Hz to 20 kHz	25°C		0.0007		%
$C_{S(OFF)}$	Source off capacitance	V_S = 0 V, f = 1 MHz	25°C		45		pF
$C_{D(OFF)}$	Drain off capacitance	V_S = 0 V, f = 1 MHz	25°C		65		pF
$C_{S(ON)}$, $C_{D(ON)}$	On capacitance	V_S = 0 V, f = 1 MHz	25°C		240		pF

6.8 ±20 V Dual Supply: Electrical Characteristics

V_{DD} = +20 V ± 10%, V_{SS} = –20 V ±10%, GND = 0 V (unless otherwise noted)
Typical at V_{DD} = +20 V, V_{SS} = –20 V, T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	V_S = –15 V to +15 V I_D = –10 mA	25°C		1	1.5	Ω
			–40°C to +85°C			1.8	Ω
			–40°C to +125°C			2.3	Ω
$R_{ON\ FLAT}$	On-resistance flatness	V_S = –15 V to +15 V I_S = –10 mA	25°C		0.3	0.5	Ω
			–40°C to +85°C			0.7	Ω
			–40°C to +125°C			0.8	Ω
$R_{ON\ DRIFT}$	On-resistance drift	V_S = 0 V, I_S = –10 mA	–40°C to +125°C		0.009		Ω/°C
$I_{S(OFF)}$	Source off leakage current(1)	V_{DD} = 22 V, V_{SS} = –22 V Switch state is off V_S = +15 V / –15 V V_D = –15 V / + 15 V	25°C	–0.4	0.05	0.4	nA
			–40°C to +85°C	–5		5	nA
			–40°C to +125°C	–35		35	nA
$I_{D(OFF)}$	Drain off leakage current(1)	V_{DD} = 22 V, V_{SS} = –22 V Switch state is off V_S = +15 V / –15 V V_D = –15 V / + 15 V	25°C	–0.4	0.05	0.4	nA
			–40°C to +85°C	–5		5	nA
			–40°C to +125°C	–35		35	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current(2)	V_{DD} = 22 V, V_{SS} = –22 V Switch state is on V_S = V_D = ±15 V	25°C	–0.7	0.05	0.7	nA
			–40°C to +85°C	–2		2	nA
			–40°C to +125°C	–18		18	nA
LOGIC INPUTS (SEL / EN pins)							
V_{IH}	Logic voltage high		–40°C to +125°C	1.3		44	V
V_{IL}	Logic voltage low		–40°C to +125°C	0		0.8	V
I_{IH}	Input leakage current		–40°C to +125°C		0.4	2	µA
I_{IL}	Input leakage current		–40°C to +125°C	–0.1	–0.005		µA
C_{IN}	Logic input capacitance		–40°C to +125°C		3.5		pF
POWER SUPPLY							
I_{DD}	V_{DD} supply current	V_{DD} = 22 V, V_{SS} = –22 V Logic inputs = 0 V, 5 V, or V_{DD}	25°C		38	50	µA
			–40°C to +85°C			60	µA
			–40°C to +125°C			70	µA
I_{SS}	V_{SS} supply current	V_{DD} = 22 V, V_{SS} = –22 V Logic inputs = 0 V, 5 V, or V_{DD}	25°C		8	15	µA
			–40°C to +85°C			19	µA
			–40°C to +125°C			23	µA

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.
(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.

6.9 ±20 V Dual Supply: Switching Characteristics

V_{DD} = +20 V ± 10%, V_{SS} = –20 V ±10%, GND = 0 V (unless otherwise noted)
Typical at V_{DD} = +20 V, V_{SS} = –20 V, T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
t_{ON}	Turn-on time from control input	V_S = 10 V R_L = 300 Ω, C_L = 35 pF	25°C		120	140	ns
			–40°C to +85°C			155	ns
			–40°C to +125°C			190	ns
t_{OFF}	Turn-off time from control input	V_S = 10 V R_L = 300 Ω, C_L = 35 pF	25°C		120	150	ns
			–40°C to +85°C			160	ns
			–40°C to +125°C			190	ns
$t_{ON (VDD)}$	Device turn on time (V_{DD} to output)	V_{DD} rise time = 1 µs R_L = 300 Ω, C_L = 35 pF	–40°C to +125°C		0.2		ms
t_{PD}	Propagation delay	R_L = 50 Ω , C_L = 5 pF	25°C		400		ps
Q_{INJ}	Charge injection	V_S = 0 V, C_L = 100 pF	25°C		-20		pC
O_{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 0 V, f = 100 kHz	25°C		–65		dB
O_{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 0 V, f = 1 MHz	25°C		–45		dB
BW	–3 dB Bandwidth	R_L = 50 Ω , C_L = 5 pF V_S = 0 V	25°C		22		MHz
I_L	Insertion loss	R_L = 50 Ω , C_L = 5 pF V_S = 0 V, f = 1 MHz	25°C		–0.10		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz	25°C		–40		dB
THD+N	Total Harmonic Distortion + Noise	V_{PP} = 20 V, V_{BIAS} = 0 V R_L = 10 kΩ , C_L = 5 pF, f = 20 Hz to 20 kHz	25°C		0.0008		%
$C_{S(OFF)}$	Source off capacitance	V_S = 0 V, f = 1 MHz	25°C		42		pF
$C_{D(OFF)}$	Drain off capacitance	V_S = 0 V, f = 1 MHz	25°C		62		pF
$C_{S(ON)}$, $C_{D(ON)}$	On capacitance	V_S = 0 V, f = 1 MHz	25°C		240		pF

6.10 44 V Single Supply: Electrical Characteristics

V_{DD} = +44 V, V_{SS} = 0 V, GND = 0 V (unless otherwise noted)
Typical at V_{DD} = +44 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	V_S = 0 V to 40 V I_D = –10 mA	25°C		1.2	1.6	Ω
			–40°C to +85°C			2	Ω
			–40°C to +125°C			2.4	Ω
$R_{ON\ FLAT}$	On-resistance flatness	V_S = 0 V to 40 V I_D = –10 mA	25°C		0.25	0.9	Ω
			–40°C to +85°C			1.1	Ω
			–40°C to +125°C			1.3	Ω
$R_{ON\ DRIFT}$	On-resistance drift	V_S = 22 V, I_S = –10 mA	–40°C to +125°C		0.008		Ω/°C
$I_{S(OFF)}$	Source off leakage current(1)	V_{DD} = 44 V, V_{SS} = 0 V Switch state is off V_S = 40 V / 1 V V_D = 1 V / 40 V	25°C	–1	0.05	1	nA
			–40°C to +85°C	–10		10	nA
			–40°C to +125°C	–60		60	nA
$I_{D(OFF)}$	Drain off leakage current(1)	V_{DD} = 44 V, V_{SS} = 0 V Switch state is off V_S = 40 V / 1 V V_D = 1 V / 40 V	25°C	–1	0.05	1	nA
			–40°C to +85°C	–10		10	nA
			–40°C to +125°C	–60		60	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current(2)	V_{DD} = 44 V, V_{SS} = 0 V Switch state is on V_S = V_D = 40 V or 1 V	25°C	–2	0.05	2	nA
			–40°C to +85°C	–5		5	nA
			–40°C to +125°C	–30		30	nA
LOGIC INPUTS (SEL / EN pins)							
V_{IH}	Logic voltage high		–40°C to +125°C	1.3		44	V
V_{IL}	Logic voltage low		–40°C to +125°C	0		0.8	V
I_{IH}	Input leakage current		–40°C to +125°C		0.6	2	µA
I_{IL}	Input leakage current		–40°C to +125°C	–0.1	–0.005		µA
C_{IN}	Logic input capacitance		–40°C to +125°C		3.5		pF
POWER SUPPLY							
I_{DD}	V_{DD} supply current	V_{DD} = 44 V, V_{SS} = 0 V Logic inputs = 0 V, 5 V, or V_{DD}	25°C		30	56	µA
			–40°C to +85°C			64	µA
			–40°C to +125°C			68	µA

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.
(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.

6.11 44 V Single Supply: Switching Characteristics

V_{DD} = +44 V, V_{SS} = 0 V, GND = 0 V (unless otherwise noted)
Typical at V_{DD} = +44 V, V_{SS} = 0 V, T_A = 25℃ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
t_{ON}	Turn-on time from control input	V_S = 18 V R_L = 300 Ω, C_L = 35 pF	25°C		100	140	ns
			–40°C to +85°C			150	ns
			–40°C to +125°C			180	ns
t_{OFF}	Turn-off time from control input	V_S = 18 V R_L = 300 Ω, C_L = 35 pF	25°C		125	150	ns
			–40°C to +85°C			160	ns
			–40°C to +125°C			180	ns
$t_{ON (VDD)}$	Device turn on time (V_{DD} to output)	V_{DD} rise time = 1 µs R_L = 300 Ω, C_L = 35 pF	–40°C to +125°C		0.17		ms
t_{PD}	Propagation delay	R_L = 50 Ω , C_L = 5 pF	25°C		1000		ps
Q_{INJ}	Charge injection	V_S = 22 V, C_L = 100 pF	25°C		-20		pC
O_{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 6 V, f = 100 kHz	25°C		–66		dB
O_{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 6 V, f = 1 MHz	25°C		–46		dB
BW	–3 dB Bandwidth	R_L = 50 Ω , C_L = 5 pF V_S = 6 V	25°C		22		MHz
I_L	Insertion loss	R_L = 50 Ω , C_L = 5 pF V_S = 6 V, f = 1 MHz	25°C		–0.11		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz	25°C		–36		dB
THD+N	Total Harmonic Distortion + Noise	V_{PP} = 22 V, V_{BIAS} = 22 V R_L = 10 kΩ , C_L = 5 pF, f = 20 Hz to 20 kHz	25°C		0.0008		%
$C_{S(OFF)}$	Source off capacitance	V_S = 22 V, f = 1 MHz	25°C		45		pF
$C_{D(OFF)}$	Drain off capacitance	V_S = 22 V, f = 1 MHz	25°C		66		pF
$C_{S(ON)}$, $C_{D(ON)}$	On capacitance	V_S = 22 V, f = 1 MHz	25°C		240		pF

6.12 12 V Single Supply: Electrical Characteristics

V_{DD} = +12 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted)
Typical at V_{DD} = +12 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	V_S = 0 V to 10 V I_D = –10 mA	25°C		2.1	3.2	Ω
			–40°C to +85°C			3.8	Ω
			–40°C to +125°C			4.2	Ω
$R_{ON\ FLAT}$	On-resistance flatness	V_S = 0 V to 10 V I_S = –10 mA	25°C		0.5	1.2	Ω
			–40°C to +85°C			1.4	Ω
			–40°C to +125°C			1.6	Ω
$R_{ON\ DRIFT}$	On-resistance drift	V_S = 6 V, I_S = –10 mA	–40°C to +125°C		0.017		Ω/°C
$I_{S(OFF)}$	Source off leakage current(1)	V_{DD} = 13.2 V, V_{SS} = 0 V Switch state is off V_S = 10 V / 1 V V_D = 1 V / 10 V	25°C	–0.4	0.05	0.4	nA
			–40°C to +85°C	–3		3	nA
			–40°C to +125°C	–25		25	nA
$I_{D(OFF)}$	Drain off leakage current(1)	V_{DD} = 13.2 V, V_{SS} = 0 V Switch state is off V_S = 10 V / 1 V V_D = 1 V / 10 V	25°C	–0.4	0.05	0.4	nA
			–40°C to +85°C	–3		3	nA
			–40°C to +125°C	–25		25	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current(2)	V_{DD} = 13.2 V, V_{SS} = 0 V Switch state is on V_S = V_D = 10 V or 1 V	25°C	–0.65	0.05	0.65	nA
			–40°C to +85°C	–2		2	nA
			–40°C to +125°C	–12		12	nA
LOGIC INPUTS (SEL / EN pins)							
V_{IH}	Logic voltage high		–40°C to +125°C	1.3		44	V
V_{IL}	Logic voltage low		–40°C to +125°C	0		0.8	V
I_{IH}	Input leakage current		–40°C to +125°C		0.4	2	µA
I_{IL}	Input leakage current		–40°C to +125°C	–0.1	–0.005		µA
C_{IN}	Logic input capacitance		–40°C to +125°C		3.5		pF
POWER SUPPLY							
I_{DD}	V_{DD} supply current	V_{DD} = 13.2 V, V_{SS} = 0 V Logic inputs = 0 V, 5 V, or V_{DD}	25°C		27	35	µA
			–40°C to +85°C			40	µA
			–40°C to +125°C			45	µA

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.
(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.

6.13 12 V Single Supply: Switching Characteristics

V_{DD} = +12 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted)
Typical at V_{DD} = +12 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
t_{ON}	Turn-on time from control input	V_S = 8 V R_L = 300 Ω, C_L = 35 pF	25°C		125	145	ns
			–40°C to +85°C			160	ns
			–40°C to +125°C			180	ns
t_{OFF}	Turn-off time from control input	V_S = 8 V R_L = 300 Ω, C_L = 35 pF	25°C		150	180	ns
			–40°C to +85°C			205	ns
			–40°C to +125°C			220	ns
$t_{ON (VDD)}$	Device turn on time (V_{DD} to output)	V_{DD} rise time = 1 µs R_L = 300 Ω, C_L = 35 pF	–40°C to +125°C		0.2		ms
t_{PD}	Propagation delay	R_L = 50 Ω , C_L = 5 pF	25°C		1000		ps
Q_{INJ}	Charge injection	V_S = 6 V, C_L = 100 pF	25°C		-4		pC
O_{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 6 V, f = 100 kHz	25°C		–65		dB
O_{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 6 V, f = 1 MHz	25°C		–45		dB
BW	–3 dB Bandwidth	R_L = 50 Ω , C_L = 5 pF V_S = 6 V	25°C		23		MHz
I_L	Insertion loss	R_L = 50 Ω , C_L = 5 pF V_S = 6 V, f = 1 MHz	25°C		–0.18		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz	25°C		–40		dB
THD+N	Total Harmonic Distortion + Noise	V_{PP} = 6 V, V_{BIAS} = 6 V R_L = 10 kΩ , C_L = 5 pF, f = 20 Hz to 20 kHz	25°C		0.0009		%
$C_{S(OFF)}$	Source off capacitance	V_S = 6 V, f = 1 MHz	25°C		53		pF
$C_{D(OFF)}$	Drain off capacitance	V_S = 6 V, f = 1 MHz	25°C		75		pF
$C_{S(ON)}$, $C_{D(ON)}$	On capacitance	V_S = 6 V, f = 1 MHz	25°C		240		pF

6.14 Typical Characteristics

at T_A = 25°C



図 6-1. On-Resistance vs Source or Drain Voltage – Dual Supply



図 6-2. On-Resistance vs Source or Drain Voltage – Dual Supply



図 6-3. On-Resistance vs Source or Drain Voltage – Single Supply



図 6-4. On-Resistance vs Source or Drain Voltage – Single Supply



V_{DD} = 15 V, V_{SS} = -15 V

図 6-5. On-Resistance vs Temperature



V_{DD} = 20 V, V_{SS} = -20 V

図 6-6. On-Resistance vs Temperature

6.14 Typical Characteristics (continued)

at T_A = 25°C



V_{DD} = 12 V, V_{SS} = 0 V

図 6-7. On-Resistance vs Temperature



V_{DD} = 36 V, V_{SS} = 0 V

図 6-8. On-Resistance vs Temperature



V_{DD} = 20 V, V_{SS} = -20 V

図 6-9. Leakage Current vs Temperature



V_{DD} = 15 V, V_{SS} = -15 V

図 6-10. Leakage Current vs Temperature



V_{DD} = 36 V, V_{SS} = 0 V

図 6-11. Leakage Current vs Temperature



V_{DD} = 12 V, V_{SS} = 0 V

図 6-12. Leakage Current vs Temperature

6.14 Typical Characteristics (continued)

at T_A = 25°C



図 6-13. Supply Current vs Logic Voltage



図 6-14. Charge Injection vs Source Voltage – Dual Supplies



図 6-15. Charge Injection vs Drain Voltage – Dual Supplies



図 6-16. Charge Injection vs Source Voltage – Single Supplies



図 6-17. Charge Injection vs Drain Voltage – Single Supplies



V_{DD} = 15 V, V_{SS} = -15 V

図 6-18. T_{ON} and T_{OFF} vs Temperature

6.14 Typical Characteristics (continued)

at T_A = 25°C



V_{DD} = 44 V, V_{SS} = 0 V

図 6-19. T_{ON} and T_{OFF} vs Temperature



図 6-20. Off-Isolation vs Frequency



図 6-21. THD+N vs Frequency (Dual Supplies)



図 6-22. THD+N vs Frequency (Single Supplies)



V_{DD} = 15 V, V_{SS} = -15 V

図 6-23. On Response vs Frequency



V_{DD} = +15 V, V_{SS} = -15 V

図 6-24. ACPSRR vs Frequency

6.14 Typical Characteristics (continued)

at T_A = 25°C



V_{DD} = +15 V, V_{SS} = -15 V

図 6-25. Capacitance vs Source Voltage or Drain Voltage



V_{DD} = 12 V, V_{SS} = 0 V

図 6-26. Capacitance vs Source Voltage or Drain Voltage

7 Parameter Measurement Information

7.1 On-Resistance

The On-Resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The On-Resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote On-Resistance. 図 7-1 shows the measurement setup used to measure R_{ON}. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$.



図 7-1. On-Resistance Measurement Setup

7.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

1. Source Off-Leakage current.
2. Drain Off-Leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

図 7-2 shows the setup used to measure both Off-Leakage currents.



図 7-2. Off-Leakage Measurement Setup

7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. 図 7-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.



図 7-3. On-Leakage Measurement Setup

7.4 t_{ON} and t_{OFF} Time

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 図 7-4 shows the setup used to measure turn-on time, denoted by the symbol t_{ON}.

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 図 7-4 shows the setup used to measure turn-off time, denoted by the symbol t_{OFF}.



図 7-4. Turn-On and Turn-Off Time Measurement Setup

7.5 $t_{ON\ (VDD)}$ Time

The $t_{ON\ (VDD)}$ time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. 図 7-5 shows the setup used to measure turn on time, denoted by the symbol $t_{ON\ (VDD)}$.



図 7-5. $t_{ON\ (VDD)}$ Time Measurement Setup

7.6 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. 図 7-6 and 式 1 shows the setup used to measure propagation delay, denoted by the symbol t_{PD}.



図 7-6. Propagation Delay Measurement Setup

$$t_{Prop\ Delay} = max\ (t_{PD}\ 1,\ t_{PD}\ 2) \quad (1)$$

7.7 Charge Injection

The TMUX720x devices have a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C. 図 7-7 shows the setup used to measure charge injection from source (Sx) to drain (Dx).



図 7-7. Charge-Injection Measurement Setup

7.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. The characteristic impedance, Z_0, for the measurement is 50 Ω. 図 7-8 and 式 2 shows the setup used to measure off isolation. Use off isolation equation to compute off isolation.



図 7-8. Off Isolation Measurement Setup

$$Off - Isolation = 20 \times Log\left(\frac{V_{OUT}}{V_S}\right) \quad (2)$$

7.9 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (Dx) of the device. The characteristic impedance, Z_0, for the measurement is 50 Ω. 図 7-9 and 式 3 shows the setup used to measure bandwidth.



図 7-9. Bandwidth Measurement Setup

$$Bandwidth = 20 \times Log\left(\frac{V_{OUT}}{V_S}\right) \quad (3)$$

7.10 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The On-Resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.



図 7-10. THD + N Measurement Setup

7.11 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 100 mV_{PP}. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the AC PSRR.



図 7-11. AC PSRR Measurement Setup

$$PSRR = 20 \times Log\left(\frac{V_{OUT}}{V_{IN}}\right) \quad (4)$$

8 Detailed Description

8.1 Overview

The TMUX720x are 1:1, 1-channel switches. The switch is turned on or turned off based on the state of the select pin.

8.2 Functional Block Diagram



TMUX7201
(SELx = Logic 1)

TMUX7202
(SELx = Logic 1)

8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX720x conducts equally well from source (S) to drain (D) or from drain (D) to source (S). The switch has very similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Rail-to-Rail Operation

The valid signal path input and output voltage for TMUX720x ranges from V_{SS} to V_{DD}.

8.3.3 1.8 V Logic Compatible Inputs

The TMUX720x has 1.8 V logic compatible control for all logic control inputs. 1.8 V logic level inputs allows the device to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations, refer to *Simplifying Design with 1.8 V logic Muxes and Switches*.

8.3.4 Integrated Pull-Down Resistor on Logic Pins

The TMUX7201 and TMUX7202 have internal weak Pull-Down resistors to GND to ensure the logic pins are not left floating. The value of this Pull-Down resistor is approximately 4 MΩ, but is clamped to about 1 µA at higher voltages. This feature integrates an external component and reduces system size and cost.

8.3.5 Fail-Safe Logic

The TMUX720x supports Fail-Safe Logic on the control input pins (SEL) allowing for operation up to 44 V above ground, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the logic input pins of the TMUX720x to be ramped to +44 V while V_{DD} and V_{SS} = 0 V. The logic control inputs are protected against positive faults of up to +44 V in powered-off condition, but do not offer protection against negative overvoltage conditions.

8.3.6 Latch-Up Immune

Latch-up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The Latch-Up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX720x family of devices are constructed on silicon-on-insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The Latch-Up immunity feature allows the TMUX720x family of switches and multiplexers to be used in harsh environments.

8.3.7 Ultra-Low Charge Injection

図 8-1 shows how the TMUX720x devices have a transmission gate topology. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.



図 8-1. Transmission Gate Topology

The TMUX720x contains specialized architecture to reduce charge injection on the Drain (Dx). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the Source (S). By design, the excess charge from the switch transition will be pushed into the compensation capacitor on the Source (S) instead of the Drain (D). As a general rule, Cp should be 20x larger than the equivalent load capacitance on the Drain (D). 図 8-2 shows charge injection variation with different compensation capacitors on the Source side. This plot was captured on the TMUX7219 as part of the TMUX72xx family with a 100 pF load capacitance.



図 8-2. Charge Injection Compensation

8.4 Device Functional Modes

When the SEL pin of the TMUX720x is pulled high, the switches will close. When the SEL pin is pulled low, the switches will open. The control pins can be as high as 44 V.

The TMUX720x can operate without any external components except for the supply decoupling capacitors. The SEL pin has an internal Pull-Down resistor of 4 MΩ. If unused, then the SEL pin must be tied to GND so the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*.

8.5 Truth Tables

表 8-1 provides the truth tables for the TMUX720x.

表 8-1. TMUX720x Truth Table

SEL	Selected Source Connected To Drain (D) – TMUX7201	Selected Source Connected To Drain (D) – TMUX7202
0	All sources are off (HI-Z)	S
1	S	All sources are off (HI-Z)

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

TMUX720x is part of the precision switches and multiplexers family of devices. TMUX720x offers low RON, low on and off leakage currents and Ultra-Low charge injection performance. These properties make TMUX720x ideal for implementing high precision industrial systems requiring selection of one of two inputs or outputs.

9.2 Typical Applications

9.2.1 TIA Feedback Gain Switch

One application of the TMUX720x is to configure the feedback on a discrete transimpedance amplifier (TIA) implementation. Often, TIAs are used in applications such as photodiode inputs, which then feeds into an ADC or MCU/processor. Depending on the expected strength of the photodiode input, and the needed accuracy, multiple gain levels are needed. A switch like the TMUX720x allows for different gain values to be selected, changing the level of amplifications. This solution can be scaled, but as much as needed for multiple gain options.

図 9-1 shows the TMUX720x configured with a precision op amp to enable multiple gains.



図 9-1. TIA Feedback Control

9.2.1.1 Design Requirements

For this design example, use the parameters listed in 表 9-1.

表 9-1. Design Parameters

PARAMETERS	VALUES
Supply (V_{DD})	15 V
Supply (V_{SS})	−15 V
MUX I/O signal range	−15 V to 15 V (Rail-to-Rail)
Control logic thresholds	1.8 V compatible (up to V_{DD})

9.2.1.2 Detailed Design Procedure

図 9-1 shows an application that demonstrates how the TMUX720x can be used to select the gain of a TIA amplifier. Here R_F is used to prevent any open loop configuration. For the lowest error, the R_{ON} of the switch should be much smaller than R_{F_S}, as this will scale linearly with the potential error.

The TMUX720x can support 1.8 V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. The TMUX720x can operate without any external components except for the supply decoupling capacitors. The select pin has an internal Pull-Down resistor to prevent floating input logic. All inputs to the switch must fall within the recommend operating conditions of the TMUX720x including signal range and continuous current. For this design with a positive supply of 15 V on V_{DD} and negative supply of -15 V on V_{SS}, the signal range can be 15 V to -15 V. The maximum continuous current (I_{DC}) can be up to 330 mA (for wide-range current measurement, see the *Recommended Operating Conditions* section).

9.2.1.3 Application Curves

The low on and off leakage currents of TMUX720x and Ultra-Low charge injection performance make this device ideal for implementing high precision industrial systems. The TMUX720x contains specialized architecture to reduce charge injection on the source (Sx) (for more details, see セクション 8.3.7). 図 9-2 shows the plot for the charge injection versus source voltage for the TMUX720x.



図 9-2. Charge Injection vs Source Voltage

9.3 Power Supply Recommendations

The TMUX720x operates across a wide supply range of ±4.5 V to ±22 V (4.5 V to 44 V in single-supply mode). The device also performs well with asymmetrical supplies such as V_{DD} = 12 V and V_{SS} = –5 V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 µF to 10 µF at both the V_{DD} and V_{SS} pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.

9.4 Layout

9.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. 図 9-3 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.



図 9-3. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

図 9-4 shows an example of a PCB layout with the TMUX720x. Some key considerations are as follows:

- For reliable operation, connect a decoupling capacitor ranging from 0.1 µF to 10 µF between VDD/VSS and GND. We recommend a 0.1 µF and 1 µF capacitor, placing the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

9.4.2 Layout Example



図 9-4. TMUX720x Layout Example

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, *Improve Stability Issues with Low CON Multiplexers* application brief
- Texas Instruments, *Improving Signal Measurement Accuracy in Automated Test Equipment* application brief
- Texas Instruments, *Multiplexers and Signal Switches Glossary* application note
- Texas Instruments, *QFN/SON PCB Attachment* application note
- Texas Instruments, *Quad Flatpack No-Lead Logic Packages* application note
- Texas Instruments, *Simplifying Design with 1.8 V logic Muxes and Switches* application brief
- Texas Instruments, *System-Level Protection for High-Voltage Analog Multiplexers* application notes
- Texas Instruments, *True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit* circuit design

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TMUX7201RQXR	Active	Production	WSON (RQX) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	H201
TMUX7201RQXR.B	Active	Production	WSON (RQX) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	H201
TMUX7202RQXR	Active	Production	WSON (RQX) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	H202
TMUX7202RQXR.B	Active	Production	WSON (RQX) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	H202

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265