





**TMUX6219** JAJSJW0E - SEPTEMBER 2020 - REVISED JULY 2024

# TMUX6219 1.8V ロジック対応、36V、低 Ron、2:1 (SPDT) スイッチ

# 1 特長

- 両電源電圧範囲:±4.5V~±18V
- 单電源電圧範囲:4.5V~36V
- 低いオン抵抗:2.1Ω
- 少ない電荷注入:-10pC
- 大電流のサポート: 330mA (最大値) (VSSOP)
- 大電流のサポート: 440mA (最大値) (WSON)
- -40°C~+125°Cの動作温度範囲
- 1.8V ロジック互換
- フェイルセーフ ロジック
- ・ レール ツーレール動作
- 双方向の信号パス
- ブレイク ビフォー メイクのスイッチング動作

# 2 アプリケーション

- ファクトリ・オートメーションと産業用制御
- プログラマブル・ロジック・コントローラ (PLC)
- アナログ入力モジュール
- 半導体試験装置
- AC 充電 (バッテリ) ステーション
- 超音波スキャナ
- メディカル・モニタと診断
- 光学ネットワーク機器
- 光学テスト機器
- リモート無線ユニット
- 有線ネットワーク
- データ・アクイジション・システム
- ガス・メータ
- 流量トランスミッタ

## 3 概要

TMUX6219 は、シングル チャネル、2:1 (SPDT) 構成の CMOS スイッチです。このデバイスは単一電源 (4.5V~ 36V)、デュアル電源 (±4.5V~±18V)、または非対称電源  $(V_{DD} = 5V, V_{SS} = -8V$ など) で適切に動作します。 TMUX6219 は、ソース (Sx) およびドレイン (D) ピンで、 Vss から Vnn までの範囲の双方向アナログおよびデジタ ル信号をサポートします。


TMUX6219 は、EN ピンの制御によりイネーブルまたはデ ィスエーブルにできます。ディスエーブルのときは、両方の 信号経路のスイッチがオフになります。イネーブルのとき、 SEL ピンを使用して信号経路 1 (S1 から D へ) または信 号経路 2 (S2 から D へ) をオンにできます。 すべてのロジ ック制御入力は、1.8V~V<sub>DD</sub> のロジック レベルをサポート しており、有効な電源電圧範囲で動作している場合、TTL ロジックと CMOS ロジックの両方の互換性を確保できま す。フェイルセーフロジック回路により、電源ピンよりも先 に制御ピンに電圧が印加されるため、デバイスへの損傷 の可能性が避けられます。

TMUX6219 は、高精度スイッチおよびマルチプレクサの デバイスファミリの製品です。これらのデバイスは、オンお よびオフ時のリーク電流が非常に小さく、電荷注入も少な いため、高精度の測定アプリケーションに使用できます。

#### パッケージ情報

	Y Y Y INTA	
部品番号	パッケージ <sup>(1)</sup>	パッケージ サイズ <sup>(2)</sup>
TMUX6219	DGK (VSSOP, 8)	3mm × 4.9mm
	RQX (WSON, 8)	2mm × 3mm

- 詳細については、セクション 13 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



TMUX6219 ブロック図



# **Table of Contents**

1 特長	1 6.8 P
2 アプリケーション	
3 概要	2.12
4 Pin Configuration and Functions	
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Thermal Information	
5.4 Recommended Operating Conditions	7.4.0
5.5 Source or Drain Continuous Current	
5.6 ±15 V Dual Supply: Electrical Character	
5.7 ±15 V Dual Supply: Switching Characte	eristics7          7.4 D
5.8 36 V Single Supply: Electrical Characte	
5.9 36 V Single Supply: Switching Characte	
5.10 12 V Single Supply: Electrical Charact	
5.11 12 V Single Supply: Switching Charac	cteristics 11 8.2 T
5.12 +5 V / -8 V Dual Supply: Electrical	9 Powe
Characteristics	12 10 Layo
5.13 +5 V / -8 V Dual Supply: Switching	10.1
Characteristics	
5.14 ±5 V Dual Supply: Electrical Character	eristics14 11 Devi
5.15 ±5 V Dual Supply: Switching Characte	eristics 15 11.1 I
5.16 Typical Characteristics	16 11.2 I
6 Parameter Measurement Information	
6.1 On-Resistance	
6.2 Off-Leakage Current	22 11.5 i
6.3 On-Leakage Current	
6.4 Transition Time	23 12 Rev
6.5 t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>	24 13 Mec
6.6 Break-Before-Make	24 Infor
6.7 t <sub>ON (VDD)</sub> Time	25

6.8 Propagation Delay	25
6.9 Charge Injection	.26
6.10 Off Isolation	.26
6.11 Crosstalk	27
6.12 Bandwidth	27
6.13 THD + Noise	
6.14 Power Supply Rejection Ratio (PSRR)	.28
7 Detailed Description	.30
7.1 Overview	.30
7.2 Functional Block Diagram	
7.3 Feature Description	
7.4 Device Functional Modes	
7.5 Truth Tables	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
9 Power Supply Recommendations	.34
10 Layout	
10.1 Layout Guidelines	
10.2 Layout Example	
11 Device and Documentation Support	
11.1 Documentation Support	
11.2 Receiving Notification of Documentation Updates	
11.3 サポート・リソース	
11.4 Trademarks	
11.5 静電気放電に関する注意事項	37
11.6 用語集	37
12 Revision History	37
13 Mechanical, Packaging, and Orderable	
Information	38



# **4 Pin Configuration and Functions**




図 4-1. DGK Package, 8-Pin VSSOP (Top View)




図 4-2. RQX Package, 8-Pin WSON (Top View)

表 4-1. Pin Functions

	PIN TYPE <sup>(1)</sup>		TVDE(1)	DESCRIPTION <sup>(2)</sup>	
NAME	DGK	RQX	11PE	DESCRIPTION**	
D	1	1	I/O	Drain pin. Can be an input or output.	
S1	2	2	I/O	Source pin 1. Can be an input or output.	
GND	3	3	Р	Ground (0V) reference	
V <sub>DD</sub>	4	4	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation connect a decoupling capacitor ranging from $0.1\mu F$ to $10\mu F$ between $V_{DD}$ and GND.	
EN	5	5	I	Active high logic enable, has internal pull-up resistor. When this pin is low, all switches are turned off. When this pin is high, the SEL logic input determine which switch is turned on.	
SEL	6	6	I	Logic control input, has internal pull-down resistor. Controls the switch connection as shown in セクション 7.5.	
V <sub>SS</sub>	7	7	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1μF to 10μF between V <sub>SS</sub> and GND.	
S2	8	8	I/O	Source pin 2. Can be an input or output.	
Thermal Pad		_	The thermal pad is not connected internally. It is recommended that the pad be tied to GND or VSS for best performance.		

- (1) I = input, O = output, I/O = input and output, P = power.
- (2) Refer to セクション 7.4 for what to do with unused pins.



# **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V <sub>DD</sub> – V <sub>SS</sub>			38	V
V <sub>DD</sub>	Supply voltage	-0.5	38	V
V <sub>SS</sub>		-38	0.5	V
V <sub>SEL</sub> or V <sub>EN</sub>	Logic control input pin voltage (SEL, EN) <sup>(3)</sup>	-0.5	38	V
I <sub>SEL</sub> or I <sub>EN</sub>	Logic control input pin current (SEL, EN) <sup>(3)</sup>	-30	30	mA
V <sub>S</sub> or V <sub>D</sub>	Source or drain voltage (Sx, D) <sup>(3)</sup>	V <sub>SS</sub> -0.5	V <sub>DD</sub> +0.5	V
I <sub>IK</sub>	Diode clamp current <sup>(3)</sup>	-30	30	mA
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)		I <sub>DC</sub> + 10 % <sup>(4)</sup>	mA
T <sub>A</sub>	Ambient temperature	-55	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C
TJ	Junction temperature		150	°C
В	Total power dissipation (DGK Package) <sup>(5)</sup>		460	mW
P <sub>tot</sub>	Total power dissipation (RQX Package) (6)		1110	mW

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (4) Refer to Source or Drain Continuous Current table for I<sub>DC</sub> specifications.
- (5) For DGK package:  $P_{tot}$  derates linearily above  $T_A = 70^{\circ}\text{C}$  by 6.7mW/°C.
- (6) For RQX package:  $P_{tot}$  derates linearily above  $T_A = 70^{\circ}$ C by 16mW/°C.

## 5.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	\/	
V(ESD)	V <sub>(ESD)</sub> Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	EC ±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 5.3 Thermal Information

		TMUX6219	TMUX6219	
	THERMAL METRIC(1)	DGK (VSSOP)	RQX (WSON)	UNIT
		8 PINS	8 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	152.1	62.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	48.4	54.0	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	73.2	31.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	4.1	0.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	71.8	30.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	23.4	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

# **5.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>DD</sub> – V <sub>SS</sub> (1)	Power supply voltage differential	4.5	36	V
$V_{DD}$	Positive power supply voltage	4.5	36	V
V <sub>S</sub> or V <sub>D</sub>	Signal path input/output voltage (source or drain pin) (Sx, D)	V <sub>SS</sub>	$V_{DD}$	V
V <sub>SEL</sub> or V <sub>EN</sub>	Address or enable pin voltage	0	36	V
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)		I <sub>DC</sub> <sup>(2)</sup>	mA
T <sub>A</sub>	Ambient temperature	-40	125	°C

 $V_{DD}$  and  $V_{SS}$  can be any value as long as 4.5 V  $\leq$  ( $V_{DD} - V_{SS}$ )  $\leq$  36 V, and the minimum  $V_{DD}$  is met. Refer to *Source or Drain Continuous Current* table for  $I_{DC}$  specifications.

## 5.5 Source or Drain Continuous Current

at supply voltage of V<sub>DD</sub> ± 10%, V<sub>SS</sub> ± 10 % (unless otherwise noted)

CONTIN	UOUS CURRENT PER CHANNEL (I <sub>DC</sub> )	T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C	T <sub>A</sub> = 125°C	UNIT
PACKAGE	TEST CONDITIONS	1A - 25 C	1 A - 85 C	1A - 125 C	ONIT
	±15 V Dual Supply	440	270	130	mA
	+36 V Single Supply <sup>(1)</sup>	440	270	130	mA
RQX (WSON)	+12 V Single Supply	330	200	105	mA
	±5 V Dual Supply	330	200	105	mA
	+5 V Single Supply	230	140	90	mA
	±15 V Dual Supply	330	210	120	mA
	+36 V Single Supply <sup>(1)</sup>	300	190	110	mA
DGK (VSSOP)	+12 V Single Supply	240	160	100	mA
	±5 V Dual Supply	240	160	100	mA
	+5 V Single Supply	180	120	80	mA

Specified for nominal supply voltage only.



## 5.6 ±15 V Dual Supply: Electrical Characteristics

 $V_{DD} = +15 \text{ V} \pm 10\%, \ V_{SS} = -15 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$  Typical at  $V_{DD} = +15 \text{ V}, \ V_{SS} = -15 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$ 

<u> </u>	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = -10 V to +10 V	25°C		2.1	2.9	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			3.8	Ω
		Refer to On-Resistance	-40°C to +125°C	2.1 2.9	Ω		
		V <sub>S</sub> = -10 V to +10 V	25°C		0.05	0.25	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	–40°C to +85°C			0.3	Ω
	Charmers	Refer to On-Resistance	-40°C to +125°C			0.35	Ω
		V <sub>S</sub> = -10 V to +10 V	25°C		0.5	0.6	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_S = -10 \text{ mA}$	–40°C to +85°C			0.7	Ω
		Refer to On-Resistance	-40°C to +125°C			0.85	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	-40°C to +125°C		0.01		Ω/°C
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = –16.5 V	25°C	-0.2	0.05	0.2	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off $V_S = +10 \text{ V} / -10 \text{ V}$	-40°C to +85°C	-1.6		1.6	nA
'S(OFF)	Course on leakage carrons	V <sub>D</sub> = -10 V / + 10 V Refer to Off-Leakage Current	-40°C to +125°C	-40		40	nA
	Drain off leakage current <sup>(1)</sup>	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Switch state is off $V_S$ = +10 V / -10 V $V_D$ = -10 V / + 10 V Refer to Off-Leakage Current	25°C	-1	0.05	1	nA
la (oss)			–40°C to +85°C	-3		3	nA
I <sub>D(OFF)</sub>			-40°C to +125°C	-60		60	nA
		$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Switch state is on $V_S$ = $V_D$ = ±10 V Refer to On-Leakage Current	25°C	-1	0.04	1	nA
I <sub>S(ON)</sub>	Channel on leakage current <sup>(2)</sup>		–40°C to +85°C	-2		2	nA
$I_{D(ON)}$			-40°C to +125°C	-50		50	nA
LOGIC IN	PUTS (SEL / EN pins)						
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		36	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.005	2	μA
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-1	-0.005		μA
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY		-			'	
			25°C		30	40	μΑ
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			48	μΑ
			-40°C to +125°C			62	μΑ
			25°C		3	10	μΑ
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			15	μΑ
			-40°C to +125°C			25	μΑ

Product Folder Links: TMUX6219

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SCDS420

<sup>(1)</sup> When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.

# 5.7 ±15 V Dual Supply: Switching Characteristics

 $V_{DD}$  = +15 V ± 10%,  $V_{SS}$  = -15 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +15 V,  $V_{SS}$  = -15 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 10 V	25°C		120	175	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C			190	ns
		Refer to Transition Time	-40°C to +125°C			210	ns
		V <sub>S</sub> = 10 V	25°C		100	170	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	–40°C to +85°C			185	ns
		Time	-40°C to +125°C			200	ns
		V <sub>S</sub> = 10 V	25°C		100	180	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			195	ns
,		Time	-40°C to +125°C			210	ns
		V <sub>S</sub> = 10 V,	25°C		50		ns
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C	1			ns
	-	Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V rice time = 100 ne	25°C		0.19		ms
T <sub>ON (VDD)</sub>	Device turn on time	$V_{DD}$ rise time = 100 ns R <sub>L</sub> = 300 $\Omega$ , C <sub>L</sub> = 35 pF	-40°C to +85°C		0.2		ms
()	(V <sub>DD</sub> to output)	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.2		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay	25°C		700		ps
Q <sub>INJ</sub>	Charge injection	V <sub>D</sub> = 0 V, C <sub>L</sub> = 1 nF Refer to Charge Injection	25°C		-10		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$ Refer to Off Isolation	25°C		<b>–</b> 75		dB
O <sub>ISO</sub>	Off-isolation	$R_L$ = 50 $\Omega$ , $C_L$ = 5 pF $V_S$ = 0 V, f = 1 MHz Refer to Off Isolation	25°C		<b>–</b> 55		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$ Refer to Crosstalk	25°C		-117		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Crosstalk	25°C		-106		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C		40		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$	25°C		-0.18		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-64		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ = 15 V, $V_{BIAS}$ = 0 V $R_L$ = 10 k $\Omega$ , $C_L$ = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C	(	).0005		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		33		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		48		pF
C <sub>S(ON)</sub> , C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		148		pF



## 5.8 36 V Single Supply: Electrical Characteristics

 $V_{DD}$  = +36 V ± 10%,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +36 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = 0 V to 30 V	25°C		2.5	3.2	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			4.2	Ω
		Refer to On-Resistance	-40°C to +125°C		2.5 3  2  0.1 0  0.009  -0.3 0.05  -3.5 3  -60  -1 0.05  -6.2 6  -2.4 0.05  -4.5 4  -70  1.3 0 0  0.005  -1 -0.005  3 28	4.9	Ω
		V <sub>S</sub> = 0 V to 30 V	25°C		0.1	0.2	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	-40°C to +85°C			0.25	Ω
		Refer to On-Resistance	-40°C to +125°C			0.3	Ω
		V <sub>S</sub> = 0 V to 30 V	25°C		0.3	1	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_S = -10 \text{ mA}$	-40°C to +85°C			1.5	Ω
		Refer to On-Resistance	-40°C to +125°C			2	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	$V_S = 18 \text{ V}, I_S = -10 \text{ mA}$ Refer to On-Resistance	-40°C to +125°C		0.009		Ω/°C
		V <sub>DD</sub> = 39.6 V, V <sub>SS</sub> = 0 V	25°C	-0.3	0.05	0.3	nA
lovore)	Source off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = 30 V / 1 V	-40°C to +85°C	-3.5		3.5	nA
I <sub>S(OFF)</sub>	oddioc on leakage current	V <sub>D</sub> = 1 V / 30 V Refer to Off-Leakage Current	-40°C to +125°C	-60		60	nA
		$V_{DD}$ = 39.6 V, $V_{SS}$ = 0 V Switch state is off $V_{S}$ = 30 V / 1 V $V_{D}$ = 1 V / 30 V Refer to Off-Leakage Current	25°C	-1	0.05	1	nA
la (acc)	Drain off leakage current <sup>(1)</sup>		-40°C to +85°C	-6.2		6.2	nA
I <sub>D(OFF)</sub>	Drain on leakage current		-40°C to +125°C	-80		80	nA
		V <sub>DD</sub> = 39.6 V, V <sub>SS</sub> = 0 V	25°C	-0.4	0.05	0.4	nA
I <sub>S(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = 30 \text{ V or } 1 \text{ V}$	-40°C to +85°C	-4.5		4.5	nA
I <sub>D(ON)</sub>		Refer to On-Leakage Current	-40°C to +125°C	-70		70	nA
LOGIC IN	PUTS (SEL / EN pins)						
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		36	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.005	2	μA
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-1	-0.005		μΑ
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY			•			
			25°C		28	50	μΑ
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}$ Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			58	μΑ
			-40°C to +125°C			70	μΑ

<sup>(1)</sup> When  $V_S$  is 30 V,  $V_D$  is 1 V, or when  $V_S$  is 1 V,  $V_D$  is 30 V.

When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 5.9 36 V Single Supply: Switching Characteristics

 $V_{DD}$  = +36 V ± 10%,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +36 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 18 V	25°C		110	170	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C			185	ns
		Refer to Transition Time	-40°C to +125°C			200	ns
		V <sub>S</sub> = 18 V	25°C		110	180	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			190	ns
, ,		Time	-40°C to +125°C			200	ns
		V <sub>S</sub> = 18 V	25°C		90	180	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			195	ns
		Time	-40°C to +125°C			200	ns
		V <sub>S</sub> = 18 V,	25°C		44		ns
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V <sub>DD</sub> rise time = 100 ns	25°C		0.17		ms
T <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		0.19		ms
	1 /	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.19		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay	25°C		920		ps
$Q_{INJ}$	Charge injection	V <sub>D</sub> = 18 V, C <sub>L</sub> = 1 nF Refer to Charge Injection	25°C	-13			pC
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$ Refer to Off Isolation	25°C		-75		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$ Refer to Off Isolation	25°C		-55		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$ Refer to Crosstalk	25°C		-117		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$ Refer to Crosstalk	25°C		-106		dB
BW	-3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , Refer to Bandwidth	25°C		38		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$	25°C -0.19			dB	
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-60		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ =18 V, $V_{BIAS}$ = 18 V $R_L$ = 10 k $\Omega$ , $C_L$ = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C		0.0004		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		35		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		49		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		146		pF



## 5.10 12 V Single Supply: Electrical Characteristics

 $V_{DD}$  = +12 V ± 10%,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +12 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = 0 V to 10 V	25°C		4.6	6	Ω
R <sub>ON</sub>	On-resistance	$I_{D} = -10 \text{ mA}$	-40°C to +85°C			7.5	Ω
		Refer to On-Resistance	-40°C to +125°C			8.4	Ω
		V <sub>S</sub> = 0 V to 10 V	25°C		0.08	0.2	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_{D} = -10 \text{ mA}$	-40°C to +85°C			0.32	Ω
		Refer to On-Resistance	-40°C to +125°C			0.35	Ω
		V <sub>S</sub> = 0 V to 10 V	25°C		1.2	2	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_S = -10 \text{ mA}$	-40°C to +85°C			2.2	Ω
		Refer to On-Resistance	-40°C to +125°C			2.4	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 6 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	-40°C to +125°C		0.017		Ω/°C
	Source off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	-0.5	0.05	0.5	nA
lovoes,		Switch state is off V <sub>S</sub> = 10 V / 1 V V <sub>D</sub> = 1 V / 10 V Refer to Off-Leakage Current	-40°C to +85°C	-2		2	nA
I <sub>S(OFF)</sub>			-40°C to +125°C	-30		30	nA
	Drain off leakage current <sup>(1)</sup>	$V_{DD}$ = 13.2 V, $V_{SS}$ = 0 V Switch state is off $V_{S}$ = 10 V / 1 V $V_{D}$ = 1 V / 10 V Refer to Off-Leakage Current	25°C	-0.5	0.05	0.5	nΑ
I <sub>D(OFF)</sub>			-40°C to +85°C	-3		3	nΑ
·D(OFF)			-40°C to +125°C	-50		50	nA
_		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	-1.5	0.05	1.5	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = 10 \text{ V or } 1 \text{ V}$ Refer to On-Leakage Current	-40°C to +85°C	-3		3	nA
·D(ON)			-40°C to +125°C	-40		40	nA
LOGIC IN	PUTS (SEL / EN pins)		'				
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		36	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		8.0	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.005	2	μA
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-1	-0.005		μA
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY						
		40.004.04	25°C		10	35	μΑ
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 13.2 V, $V_{SS}$ = 0 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			45	μΑ
		J, • ., •	-40°C to +125°C			55	μΑ

<sup>(1)</sup> When  $V_S$  is 10 V,  $V_D$  is 1 V, or when  $V_S$  is 1 V,  $V_D$  is 10 V.

When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# **5.11 12 V Single Supply: Switching Characteristics**

 $V_{DD} = +12~V \pm 10\%,~V_{SS} = 0~V,~GND = 0~V~(unless~otherwise~noted)$  Typical at  $V_{DD} = +12~V,~V_{SS} = 0~V,~T_A = 25^{\circ}C~(unless~otherwise~noted)$ 

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 8 V	25°C		180	185	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300 \Omega, C_L = 35 pF$	–40°C to +85°C		-	215	ns
		Refer to Transition Time	-40°C to +125°C			235	ns
		V <sub>S</sub> = 8 V	25°C		120	180	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			210	ns
		Time	-40°C to +125°C			230	ns
		V <sub>S</sub> = 8 V	25°C		130	210	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			235	ns
		Time	-40°C to +125°C			250	ns
		V <sub>S</sub> = 8 V,	25°C		40		ns
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V <sub>DD</sub> rise time = 100 ns	25°C		0.19		ms
T <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300 \Omega$ , $C_L = 35 pF$	-40°C to +85°C		0.2		ms
	( Tob to surpar)	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.2		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay	25°C		740		ps
Q <sub>INJ</sub>	Charge injection	V <sub>D</sub> = 6 V, C <sub>L</sub> = 1 nF Refer to Charge Injection	25°C		-6		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$ Refer to Off Isolation	25°C		<b>-</b> 75		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$ Refer to Off Isolation	25°C		-55		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$ Refer to Crosstalk	25°C	-117			dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$ Refer to Crosstalk	25°C		-106		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		42		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$	25°C –0.3			dB	
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-65		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ = 6 V, $V_{BIAS}$ = 6 V $R_{L}$ = 10 k $\Omega$ , $C_{L}$ = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C	0.	.0009		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		38		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		56		pF
C <sub>S(ON)</sub> ,	On capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		150		pF



## 5.12 +5 V / -8 V Dual Supply: Electrical Characteristics

 $V_{DD}$  = +5 V ± 10%,  $V_{SS}$  = -8 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +5 V,  $V_{SS}$  = -5 V,  $V_{A}$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH	'					
		V <sub>DD</sub> = +5 V, V <sub>SS</sub> = -8 V	25°C		4.2	5.5	Ω
R <sub>ON</sub>	On-resistance	$V_S = V_{DD}$ to $V_{SS}$ $I_D = -10$ mA	-40°C to +85°C			6.8	Ω
		Refer to On-Resistance	-40°C to +125°C			7.6	Ω
		$V_S = V_{DD}$ to $V_{SS}$	25°C		0.1	0.23	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	-40°C to +85°C			0.27	Ω
	S. Marini S. S.	Refer to On-Resistance	-40°C to +125°C			0.35	Ω
		$V_S = V_{DD}$ to $V_{SS}$	25°C		1	1.5	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_D = -10 \text{ mA}$	-40°C to +85°C			1.7	Ω
		Refer to On-Resistance	-40°C to +125°C			2	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	-40°C to +125°C		0.019		Ω/°C
		V <sub>DD</sub> = +5.5 V, V <sub>SS</sub> = -8.8 V	25°C	-0.3	0.1	0.3	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off $V_S = V_{DD} - 1 / V_{SS} + 1$	-40°C to +85°C	-3		3	nA
·5(OFF)	Journal of the state of the sta	$V_D = V_{SS} + 1 / V_{DD} - 1$ Refer to Off-Leakage Current	-40°C to +125°C	-50		50	nA
		$V_{DD} = +5.5 \text{ V}, V_{SS} = -8.8 \text{ V}$	25°C	-0.5	0.1	0.5	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch state is off $V_S = V_{DD} - 1 / V_{SS} + 1$ $V_D = V_{SS} + 1 / V_{DD} - 1$ Refer to Off-Leakage Current	-40°C to +85°C	-3		3	nA
D(O(1)			-40°C to +125°C	-55		55	nA
	Channel on leakage current <sup>(2)</sup>	$V_{DD} = +5.5 \text{ V}, V_{SS} = -8.8 \text{ V}$	25°C	-0.5	0.1	0.5	nA
I <sub>S(ON)</sub> I <sub>D(ON)</sub>		Switch state is on $V_S = V_D = V_{DD} - 1 / V_{SS} + 1$	-40°C to +85°C	-3		3	nA
D(ON)		Refer to On-Leakage Current	-40°C to +125°C	-40		40	nA
LOGIC INF	PUTS (SEL / EN pins)						
$V_{IH}$	Logic voltage high		-40°C to +125°C	1.3		44	V
$V_{IL}$	Logic voltage low		-40°C to +125°C	0		8.0	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.005	2	μΑ
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-1	-0.005		μΑ
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	UPPLY						
		$V_{DD}$ = +5.5 V, $V_{SS}$ = -8.8 V Logic inputs = 0 V, 5 V, or $V_{DD}$	25°C		24	30	μA
$I_{DD}$	V <sub>DD</sub> supply current		-40°C to +85°C		,	37	μA
			-40°C to +125°C			42	μΑ
			25°C		1	5	μΑ
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD}$ = +5.5 V, $V_{SS}$ = -8.8 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			8	μΑ
		Logic iriputs – 0 v, 5 v, or v <sub>DD</sub>	-40°C to +125°C			12	μA

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 5.13 +5 V / -8 V Dual Supply: Switching Characteristics

 $V_{DD}$  = +5 V ± 10%,  $V_{SS}$  = -5 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +5 V,  $V_{SS}$  = -5 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 3 V	25°C		180	190	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C			220	ns
		Refer to Transition Time	-40°C to +125°C			240	ns
		V <sub>S</sub> = 3 V	25°C		120	180	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$V_S = 3 \text{ V}$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C			215	ns
, ,		Refer to Turn-on and Turn-off Time	-40°C to +125°C			240	ns
		V <sub>S</sub> = 3 V	25°C		130	220	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C			245	ns
- ( )		Refer to Turn-on and Turn-off Time	-40°C to +125°C			270	ns
		V <sub>S</sub> = 3 V,	25°C		60		ns
t <sub>BBM</sub>	Break-before-make time delay	$V_S = 3 V$ , $R_L = 300 \Omega$ , $C_L = 35 pF$	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V	25°C		0.19		ms
T <sub>ON (VDD)</sub>	Device turn on time	$V_{DD}$ rise time = 1us $R_1 = 300 \Omega$ , $C_1 = 35pF$	-40°C to +85°C		0.19	1	ms
ON (VDD)	(V <sub>DD</sub> to output)	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.19	1	ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay	25°C		650		ps
Q <sub>INJ</sub>	Charge injection	V <sub>D</sub> = 0 V, C <sub>L</sub> = 1 nF Refer to Charge Injection	25°C		14		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$ Refer to Off Isolation	25°C		<b>-75</b>		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Off Isolation	25°C		-55		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$ Refer to Crosstalk	25°C		-80		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1MHz$ Refer to Crosstalk	25°C		-70		dB
BW	-3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , Refer to Bandwidth	25°C		42		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$	25°C		-0.3		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-68		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ = 5 V, $V_{BIAS}$ = 0 V $R_L$ = 10 kΩ , $C_L$ = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C		0.001		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		36		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		53		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		142		pF

13



## 5.14 ±5 V Dual Supply: Electrical Characteristics

 $V_{DD}$  = +5 V ± 10%,  $V_{SS}$  = -5 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +5 V,  $V_{SS}$  = -5 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		$V_{DD}$ = +4.5 V, $V_{SS}$ = -4.5 V	25°C		4	7.2	Ω
R <sub>ON</sub>	On-resistance	$V_S = -4.5 \text{ V to } +4.5 \text{ V}$ $I_D = -10 \text{ mA}$	–40°C to +85°C			8.6	Ω
		Refer to On-Resistance	-40°C to +125°C			10	Ω
		V <sub>S</sub> = -4.5 V to +4.5 V	25°C		0.1	0.3	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	–40°C to +85°C			0.35	Ω
	ond moio	Refer to On-Resistance	-40°C to +125°C			0.4	Ω
		V <sub>S</sub> = -4.5 V to +4.5 V	25°C		1.3	2.2	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_{D} = -10 \text{ mA}$	-40°C to +85°C			2.5	Ω
		Refer to On-Resistance	-40°C to +125°C			2.8	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	-40°C to +125°C		0.019		Ω/°C
	Source off leakage current <sup>(1)</sup>	$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$	25°C	-0.3	0.05	0.3	nA
I <sub>S(OFF)</sub>		Switch state is off $V_S = +4.5 \text{ V} / -4.5 \text{ V}$	-40°C to +85°C	-1		1	nA
15(OFF)		$V_D = -4.5 \text{ V} / + 4.5 \text{ V}$ Refer to Off-Leakage Current	-40°C to +125°C	-30		30	nA
	Drain off leakage current <sup>(1)</sup>	$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$ Switch state is off $V_S = +4.5 \text{ V} / -4.5 \text{ V}$ $V_D = -4.5 \text{ V} / +4.5 \text{ V}$ Refer to Off-Leakage Current	25°C	-0.4	0.05	0.4	nA
I <sub>D(OFF)</sub>			-40°C to +85°C	-3		3	nA
'D(OFF)			-40°C to +125°C	-50		50	nA
	Channel on leakage current <sup>(2)</sup>	$V_{DD}$ = +5.5 V, $V_{SS}$ = -5.5 V Switch state is on $V_{S}$ = $V_{D}$ = ±4.5 V Refer to On-Leakage Current	25°C	-0.4	0.05	0.4	nA
I <sub>S(ON)</sub>			-40°C to +85°C	-3		3	nA
I <sub>D(ON)</sub>			-40°C to +125°C	-40		40	nA
LOGIC IN	PUTS (SEL / EN pins)		1				
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		36	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.005	2	μΑ
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-1	-0.005		μA
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY						
		.,,	25°C		20	35	μΑ
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = +5.5 V, $V_{SS}$ = -5.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	–40°C to +85°C			40	μΑ
		20g.0 mpato 0 v, 0 v, or v DD	-40°C to +125°C			50	μΑ
			25°C		0.001	5	μΑ
$I_{SS}$	V <sub>SS</sub> supply current	$V_{DD}$ = +5.5 V, $V_{SS}$ = -5.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	–40°C to +85°C			8	μΑ
		3 4-2-2 2 3, 2 3, 30 000	-40°C to +125°C			15	μA

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.




# 5.15 ±5 V Dual Supply: Switching Characteristics

 $V_{DD}$  = +5 V ± 10%,  $V_{SS}$  = -5 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +5 V,  $V_{SS}$  = -5 V,  $T_A$  = 25°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 3 V	25°C		300	400	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C			490	ns
		Refer to Transition Time	-40°C to +125°C			550	ns
		V <sub>S</sub> = 3 V	25°C		220	300	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			350	ns
		Time	-40°C to +125°C			380	ns
		V <sub>S</sub> = 3 V	25°C		210	280	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			330	ns
` ,		Time	-40°C to +125°C			350	ns
		V <sub>S</sub> = 3 V,	25°C		50		ns
t <sub>BBM</sub>	Break-before-make time delay	$V_S = 3 V_t$ $R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V rigo timo = 100 po	25°C		0.19		ms
T <sub>ON (VDD)</sub>	Device turn on time	$V_{DD}$ rise time = 100 ns R <sub>L</sub> = 300 $\Omega$ , C <sub>L</sub> = 35pF	-40°C to +85°C		0.19	1	ms
()	(V <sub>DD</sub> to output)	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.19	1	ms
t <sub>PD</sub>	Propagation delay	R <sub>L</sub> = 50 Ω , C <sub>L</sub> = 5 pF Refer to Propagation Delay	25°C		650		ps
Q <sub>INJ</sub>	Charge injection	V <sub>D</sub> = 0 V, C <sub>L</sub> = 1 nF Refer to Charge Injection	25°C		-5		pC
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$ Refer to Off Isolation	25°C		<b>-</b> 75		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Off Isolation	25°C		-55		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$ Refer to Crosstalk	25°C		-117		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Crosstalk	25°C		-106		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , Refer to Bandwidth	25°C		43		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$	25°C	-0.35			dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-68		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ = 5 V, $V_{BIAS}$ = 0 V $R_L$ = 10 k $\Omega$ , $C_L$ = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C		0.001		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		40		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		60		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		150		pF




## **5.16 Typical Characteristics**
























at T<sub>A</sub> = 25°C



21

#### **6 Parameter Measurement Information**

#### 6.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance.  $\boxtimes$  6-1 shows the measurement setup used to measure  $R_{ON}$ . Voltage (V) and current ( $I_{SD}$ ) are measured using the following setup, where  $R_{ON}$  is computed as  $R_{ON} = V / I_{SD}$ :




図 6-1. On-Resistance

### 6.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current.
- 2. Drain off-leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .

☑ 6-2 shows the setup used to measure both off-leakage currents.




図 6-2. Off-Leakage Measurement Setup

Copyright © 2024 Texas Instruments Incorporated

## 6.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol I<sub>S(ON)</sub>.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement.  $\boxtimes$  6-3 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




図 6-3. On-Leakage Measurement Setup

#### **6.4 Transition Time**

Transition time is defined as the time taken by the output of the device to rise or fall 90% after the address signal has risen or fallen past the logic threshold. The 90% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance.  $\boxtimes$  6-4 shows the setup used to measure transition time, denoted by the symbol treatment.




図 6-4. Transition-Time Measurement Setup

23

## 6.5 t<sub>ON(EN)</sub> and t<sub>OFF(EN)</sub>

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance.  $\boxtimes$  6-5 shows the setup used to measure turn-on time, denoted by the symbol  $t_{ON(EN)}$ .

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance.  $\boxtimes$  6-5 shows the setup used to measure turn-off time, denoted by the symbol  $t_{OFF(EN)}$ .




図 6-5. Turn-On and Turn-Off Time Measurement Setup

#### 6.6 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay.  $\boxtimes$  6-6 shows the setup used to measure break-before-make delay, denoted by the symbol  $t_{OPEN(BBM)}$ .




図 6-6. Break-Before-Make Delay Measurement Setup

Product Folder Links: TMUX6219

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

## 6.7 t<sub>ON (VDD)</sub> Time

The  $t_{ON\ (VDD)}$  time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system.  $\boxtimes$  6-7 shows the setup used to measure turn on time, denoted by the symbol  $t_{ON\ (VDD)}$ .




図 6-7. t<sub>ON (VDD)</sub> Time Measurement Setup

## 6.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold.  $\boxtimes$  6-8 shows the setup used to measure propagation delay, denoted by the symbol  $t_{PD}$ .




図 6-8. Propagation Delay Measurement Setup

25

## 6.9 Charge Injection

The TMUX6219 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_C$ .  $\boxtimes$  6-9 shows the setup used to measure charge injection from source (Sx) to drain (D).




図 6-9. Charge-Injection Measurement Setup

#### 6.10 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel.  $\boxtimes$  6-10 shows the setup used to measure, and the equation used to calculate off isolation.




図 6-10. Off Isolation Measurement Setup

Product Folder Links: TMUX6219

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

#### 6.11 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel.  $\boxtimes$  6-11 shows the setup used to measure, and the equation used to calculate crosstalk.




図 6-11. Crosstalk Measurement Setup

#### 6.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device.  $\boxtimes$  6-12 shows the setup used to measure bandwidth.




図 6-12. Bandwidth Measurement Setup

27

#### 6.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output.

The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.




図 6-13. THD + N Measurement Setup


## 6.14 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620 mV $_{\rm PP}$ . The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the ACPSRR. A high ratio represents a high degree of tolerance to supply rail variation.

This helps stabilize the supply and immediately filter as much of the supply noise as possible.

*資料に関するフィードバック (ご意見やお問い合わせ) を送信* Copyright © 2024 Texas Instruments Incorporated





$$PSRR = 20 \times Log \frac{V_{OUT}}{V_{IN}}$$

図 6-14. ACPSRR Measurement Setup

29

## 7 Detailed Description

#### 7.1 Overview

The TMUX6219 is a 2:1, 1-channel switch. Each input is turned on or turned off based on the state of the select line and enable pin.

#### 7.2 Functional Block Diagram




図 7-1. TMUX6219 Functional Block Diagram

#### 7.3 Feature Description

#### 7.3.1 Bidirectional Operation

The TMUX6219 conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

#### 7.3.2 Rail to Rail Operation

The valid signal path input or output voltage for TMUX6219 ranges from V<sub>SS</sub> to V<sub>DD</sub>.

#### 7.3.3 1.8V Logic Compatible Inputs

The TMUX6219 has 1.8-V logic compatible control for all logic control inputs. 1.8-V logic level inputs allows the TMUX6219 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8V logic implementations refer to Simplifying Design with 1.8V logic Muxes and Switches.

#### 7.3.4 Fail-Safe Logic

The TMUX6219 supports Fail-Safe Logic on the control input pins (EN and SEL) allowing for operation up to 36V above ground, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the logic input pins of the TMUX6219 to be ramped to +36V while  $V_{DD}$  and  $V_{SS} = 0V$ . The logic control inputs are protected against positive faults of up to +36V in powered-off condition, but do not offer protection against negative overvoltage conditions.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated

## 7.3.5 Latch-Up Immune

Latch-up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The latch-up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX62xx family of devices are constructed on Silicon on Insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX62xx family of switches and multiplexers to be used in harsh environments.

## 7.3.6 Ultra-Low Charge Injection

The TMUX6219 has a transmission gate topology, as shown in  $\boxtimes$  7-2. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




図 7-2. Transmission Gate Topology

The TMUX6219 contains specialized architecture to reduce charge injection on the source (Sx). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the drain (D). This will ensure that excess charge from the switch transition will be pushed into the compensation capacitor on the drain (D) instead of the source (Sx). As a general rule, Cp should be  $20\times$  larger than the equivalent load capacitance on the source (Sx).  $\boxtimes$  7-3 shows charge injection variation with source voltage with different compensation capacitors on the Drain side.




図 7-3. Charge Injection Compensation

Product Folder Links: TMUX6219

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

31

#### 7.4 Device Functional Modes

When the EN pin of the TMUX6219 is pulled high, one of the switches is closed based on the state of the SEL pin. When the EN pin is pulled low, both of the switches are in an open state regardless of the state of the SEL pin. The control pins can be as high as 36V.

The TMUX6219 can be operated without any external components except for the supply decoupling capacitors. The EN pin has an internal pull-up resistor of 4 M $\Omega$  and SEL pin has internal pull-down resistor of 4 M $\Omega$ . If unused, the EN pin must be tied to V<sub>DD</sub> and SEL pin must be tied to GND to ensure the device does not consume additional current as highlighted in Implications of Slow or Floating CMOS Inputs. Unused signal path inputs (S1, S2, or D) should be connected to GND.

#### 7.5 Truth Tables

表 7-1 provides the truth tables for the TMUX6219.

表 7-1. TMUX6219 Truth Table

EN	SEL	Selected Source Connected To Drain (D) Pin			
0	X <sup>(1)</sup>	All sources are off (HI-Z)			
1	0	S1			
1	1	S2			

Product Folder Links: TMUX6219

(1) X denotes do not care.



# 8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## 8.1 Application Information


TMUX6219 is part of the precision switches and multiplexers family of devices. TMUX6219 offers low RON, low on and off leakage currents and ultra-low charge injection performance. These properties make TMUX6219 ideal for implementing high precision industrial systems requiring selection of one of two inputs or outputs.

### 8.2 Typical Application

#### 8.2.1 Power Amplifier Gate Driver

One application of the TMUX6219 is for input control of a power amplifier gate driver. Utilizing a switch allows a system to control when the DAC is connected to the power amplifier and can stop biasing the power amplifier by switching the gate to  $V_{SS}$ . The wide dual supply range of  $\pm 4.5 \text{V}$  to  $\pm 18 \text{V}$  allows the switch to work with GaN power amplifiers, and the wide single supply range 4.5 V to 36 V works well with LDMOS power amplifiers.

☑ 8-1 shows the TMUX6219 configured for control of the power amplifier gate driver in GaN application.



**図 8-1. Power Amplifier Gate Driver** 

#### 8.2.2 Design Requirements

For the design example, use the parameters listed in  $\frac{1}{2}$  8-1.

表 8-1. Design Parameters

PARAMETERS	VALUES				
FARAIVIETERS	GAN application	LDMOS application			
Supply (V <sub>DD</sub> )	8V	5V			
Supply (V <sub>SS</sub> )	-12V	0V			
MUX I/O signal range	-12V to 8V (Rail-to-Rail)	0V to 5V (Rail-to-Rail)			
Control logic thresholds	1.8V compatiable (up to V <sub>DD</sub> )	1.8V compatiable (up to V <sub>DD</sub> )			
EN	EN pulled high to enable the switch	EN pulled high to enable the switch			

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

33

#### 8.2.3 Detailed Design Procedure

The application shown in  $\boxtimes$  8-1 demonstrates how to toggle between the DAC output and low signal voltage for control of a GaN power amplifier using a single control input. The DAC output is utilized to bias the gate of the power amplifier and can be disconnected from the circuit using the select pin of the switch. The TMUX6219 can support 1.8V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. The TMUX6219 can operate without any external components except for the supply decoupling capacitors. The select pin has an internal pull-down resistor to prevent floating input logic. All inputs to the switch must fall within the recommended operating conditions of the TMUX6219 including signal range and continuous current. For this design with a positive supply of 8V on  $V_{DD}$  and negative supply of -12V on  $V_{SS}$ , the signal range can be 8V to -12V. The maximum continuous current ( $I_{DC}$ ) can be up to 330mA as shown in the Recommended Operating Conditions table for wide-range current measurement.

### 8.2.4 Application Curve

The low on and off leakage currents of TMUX6219 and ultra-low charge injection performance make this device ideal for implementing high precision industrial systems. 

■ 8-2 shows the plot for the charge injection versus source voltage for the TMUX6219.




図 8-2. Charge Injection vs Drain Voltage

## 9 Power Supply Recommendations

The TMUX6219 operates across a wide supply range of of  $\pm 4.5$ V to  $\pm 18$ V (4.5V to 36V in single-supply mode). As shown in  $\boxtimes$  8-1, the device also performs well with asymmetrical supplies such as  $V_{DD} = 5$ V and  $V_{SS} = -8$ V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1  $\mu$ F to 10  $\mu$ F at both the V<sub>DD</sub> and V<sub>SS</sub> pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to power and ground planes. Always ensure the ground (GND) connection is established before supplies are ramped.

#### 10 Layout

## 10.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners.  $\boxtimes$  10-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




図 10-1. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

☑ 10-2 shows an example of a PCB layout with the TMUX6219. Some key considerations are as follows:

- Decouple the supply pins with a 0.1µF and 1µF capacitor, and place the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

#### 10.2 Layout Example




図 10-2. TMUX6219 DGK Layout Example

35






図 10-3. TMUX6219 RQX Layout Example



# 11 Device and Documentation Support

## 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief
- Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- Texas Instruments, Multiplexers and Signal Switches Glossary application report
- Texas Instruments, QFN/SON PCB Attachment application report
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application report
- Texas Instruments, Simplifying Design with 1.8V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application report
- Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit application report

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパ ートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要 な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕 様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツ ルメンツの使用条件を参照してください。

### 11.4 Trademarks

テキサス・インスツルメンツ E2E<sup>™</sup> is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

## 11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うこと を推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 11.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

# 12 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

# Changes from Revision D (July 2022) to Revision E (July 2024)

**Page** 

## Changes from Revision C (June 2022) to Revision D (July 2022)

**Page** 

RQX パッケージのステータスをプレビューからアクティブに変更......1

Product Folder Links: TMUX6219

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

37



Added +5 V / -8 V electrical and switching characteristics tables	12
Changes from Revision B (January 2021) to Revision C (June 2022)	Page
Added the RQX package details to the Pin Configuration and Functions section	3
Changes from Revision A (October 2020) to Revision B (January 2021)	Page
<ul><li>ドキュメントのステータスを「事前情報」から「量産データ」に変更</li></ul>	1

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

*資料に関するフィードバック (ご意見やお問い合わせ) を送信* Copyright © 2024 Texas Instruments Incorporated

# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 17-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(0)	(4)	(5)		(6)
TMUX6219DGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X219
TMUX6219DGKR.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X219
TMUX6219DGKRG4	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X219
TMUX6219DGKRG4.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X219
TMUX6219RQXR	Active	Production	WSON (RQX)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	H219
TMUX6219RQXR.B	Active	Production	WSON (RQX)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	H219

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

#### OTHER QUALIFIED VERSIONS OF TMUX6219:

Automotive : TMUX6219-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jun-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX6219DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
TMUX6219DGKRG4	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1

www.ti.com 18-Jun-2025




## \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX	(6219DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TMUX6	219DGKRG4	VSSOP	DGK	8	2500	366.0	364.0	50.0



PLASTIC SMALL OUTLINE - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




PLASTIC SMALL OUTLINE - NO LEAD



- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated