

TMUX154E ESD保護、低容量、電源オフ保護機能搭載の2チャネル、2:1スイッチ

1 特長

- 3V～4.3Vの V_{CC} で動作
- I/Oピンは5.25V許容
- 1.8V互換の制御ロジック
- 電源オフ保護に対応: $V_{CC} = 0V$ 時、I/OピンはHi-Z
- $R_{ON} = 10\Omega$ (最大値)
- $\Delta R_{ON} = 0.35\Omega$ (標準値)
- $C_{io(ON)} = 7.5\text{pF}$ (標準値)
- 低消費電力: 1uA (最大値)
- -3dBの帯域幅 = 900MHz (標準値)
- JESD 78、クラスII準拠で100mA超のラッチアップ性能⁽¹⁾
- ESD性能はJESD 22に準拠しテスト済み
 - 人体モデルで8000V (A114-B、クラスII)
 - 荷電デバイス・モデルで1000V (C101)
- I/OポートからGNDへのESD性能⁽²⁾
 - 人体モデルで15000V

(1) \overline{EN} およびSEL入力を除く。

(2) 高電圧HBMは、標準のHBMテスト(A114-B、クラスII)に加えて実行されたもので、GNDを基準としてテストされたI/Oポートにのみ適用されます。

2 アプリケーション

- ポータブル・エレクトロニクス
- プリンタとその他の周辺機器
- 電子POS
- ビルディング・オートメーション
- サーバー

3 概要

TMUX154Eは広帯域幅の2:1スイッチで、I/Oが限られているアプリケーションでの高速信号のスイッチングに特化して設計されています。このスイッチは帯域幅が広く(900MHz)、信号が通過するときのエッジやフェーズの歪みが最小限です。このスイッチは双方向で、高速信号の減衰がわずか、または一切発生しません。ビット間のスキューが小さく、チャネル間のノイズ分離が大きくなるよう設計されています。


TMUX154Eは、すべてのピンにESD保護セルが搭載されており、小型のUQFNパッケージ(1.8mm×1.4mm)またはVSSOPパッケージで供給され、自由通気で-40°C～85°Cの温度範囲で動作が特性付けられています。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
TMUX154E	VSSOP (10)	3.00mm×3.00mm
	UQFN (10)	1.80mm×1.40mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

機能ブロック図



Copyright © 2018, Texas Instruments Incorporated



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

English Data Sheet: SCDS379

目次


1 特長	1	8.3 Feature Description.....	12
2 アプリケーション	1	8.4 Device Functional Modes.....	12
3 概要	1	9 Application and Implementation	13
4 改訂履歴	2	9.1 Application Information.....	13
5 Pin Configuration and Functions	3	9.2 Typical Application	13
6 Specifications	4	10 Power Supply Recommendations	15
6.1 Absolute Maximum Ratings	4	11 Layout	15
6.2 ESD Ratings.....	4	11.1 Layout Guidelines	15
6.3 Recommended Operating Conditions	4	11.2 Layout Example	16
6.4 Thermal Information	5	12 デバイスおよびドキュメントのサポート	17
6.5 Electrical Characteristics	5	12.1 ドキュメントのサポート	17
6.6 Dynamic Electrical Characteristics.....	6	12.2 ドキュメントの更新通知を受け取る方法.....	17
6.7 Switching Characteristics	6	12.3 コミュニティ・リソース	17
6.8 Typical Characteristics	7	12.4 商標	17
7 Parameter Measurement Information	8	12.5 静電気放電に関する注意事項	17
8 Detailed Description	12	12.6 Glossary	17
8.1 Overview	12	13 メカニカル、パッケージ、および注文情報	18
8.2 Functional Block Diagram	12		

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

日付	改訂内容	注
2018年2月	*	初版

5 Pin Configuration and Functions



Pin Functions

PIN			I/O	DESCRIPTION
NAME	UQFN	VSSOP		
A0	1	2	I/O	signal path port 0
B0	7	8	I/O	
A	3	4	I/O	Common signal path
B	5	6	I/O	
A1	2	3	I/O	signal path port 1
B1	6	7	I/O	
EN	8	9	I	EN = 0 Enable EN = 1 Disable
SEL	10	1	I	Select input: SEL = 0 A,B to A0,B0 SEL = 1 A,B to A1,B1
GND	4	5	—	Ground
VCC	9	10	—	Voltage supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (see ⁽¹⁾ ⁽²⁾)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	-0.5	7	V
V_{SEL}, V_{EN}	Control input voltage	-0.5	7	V
$V_{I/O}$	Signal path I/O voltage	$V_{CC} > 0$	-0.5	$V_{CC} + 0.3$
		$V_{CC} = 0$	-0.5	5.25
I_{IK}	Control input clamp current	$V_{IN} < 0$		-50
$I_{I/OK}$	I/O port clamp current	$V_{I/O} < 0$		-50
$I_{I/O}$	ON-state switch current		± 64	mA
	Continuous current through V_{CC} or GND		± 100	mA
T_{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#). Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	All pins	± 8000
		I/O port to GND	± 15000
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See ⁽¹⁾.

		MIN	MAX	UNIT
V_{CC}	Supply voltage	3	4.3	V
V_{IH}	High-level control input voltage	$V_{CC} = 3\text{ V to }3.6\text{ V}$	1.3	V_{CC}
		$V_{CC} = 4.3\text{ V}$	1.7	V_{CC}
V_{IL}	Low-level control input voltage	$V_{CC} = 3\text{ V to }3.6\text{ V}$	0	0.5
		$V_{CC} = 4.3\text{ V}$	0	0.7
$V_{I/O}$	Data input/output voltage	0	V_{CC}	V
T_A	Operating ambient temperature	-40	85	°C

- (1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to *Implications of Slow or Floating CMOS Inputs* ([SCBA004](#)).

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TMUX154E		UNIT
	DGS (VSSOP)	RSW (UQFN)	
	10 PINS	10 PINS	
R _{θJA} Junction-to-ambient thermal resistance	203.1	114.5	°C/W
R _{θJC(top)} Junction-to-case (top) thermal resistance	88.7	64.7	°C/W
R _{θJB} Junction-to-board thermal resistance	123.0	21.0	°C/W
Ψ _{JT} Junction-to-top characterization parameter	21.2	1.9	°C/W
Ψ _{JB} Junction-to-board characterization parameter	121.6	21.0	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
I _{SEL} , I _{EN} Control inputs	V _{CC} = 4.3 V, 0 V, V _{SEL} , V _{EN} = 0 to 4.3 V		±1		µA
I _{OZ} OFF-state leakage current ⁽³⁾	V _{CC} = 4.3 V, V _O = 0 to 3.6 V, V _I = 0, Switch OFF		±1		µA
I _{OFF} Powered off leakage current	V _{CC} = 0 V, V _{An,Bn} = 0 V, V _{A,B} = 0 V to 4.3 V, V _{SEL} , V _{EN} = V _{CC} or GND		±2		µA
I _{CC} Supply current	V _{CC} = 4.3 V, I _{I/O} = 0, Switch ON or OFF		1		µA
ΔI _{CC} ⁽⁴⁾ Difference of supply current due to control input voltage not V _{CC} or GND	V _{CC} = 4.3 V, V _{SEL} , V _{EN} = 2.6 V		10		µA
C _{SEL} , C _{EN} Control inputs digital input capacitance	V _{CC} = 0 V, V _{SEL} , V _{EN} = V _{CC} or GND		1		pF
C _{I/O(OFF)} OFF-state input capacitance	V _{CC} = 3.3 V, V _{I/O} = 3.3 V or 0, Switch OFF		2		pF
C _{I/O(ON)} ON-state input capacitance	V _{CC} = 3.3 V, V _{I/O} = 3.3 V or 0, Switch ON		7.5		pF
R _{ON} ON-state resistance ⁽⁵⁾	V _{CC} = 3 V, V _I = 0.4, I _O = -8 mA	6	10		Ω
ΔR _{ON} ON-state resistance match between channels	V _{CC} = 3 V, V _I = 0.4, I _O = -8 mA		0.35		Ω
r _{on(flat)} ON-state resistance flatness	V _{CC} = 3 V, V _I = 0 V or 1 V, I _O = -8 mA		2		Ω

(1) V_I, V_O, I_I, and I_O refer to data I/O pins A, B, An, and Bn.

(2) All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

(3) For I/O ports, the parameter I_{OZ} includes the input leakage current.

(4) This is the increase in supply current for each digital control input that is supplied with a voltage other than V_{CC} or GND.

(5) Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

6.6 Dynamic Electrical Characteristics

over operating range, $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 3.3 \text{ V} \pm 10\%$, $\text{GND} = 0 \text{ V}$

PARAMETER	TEST CONDITIONS	TYP ⁽¹⁾	UNIT
X _{TALK} Crosstalk	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$, See 图 6	-97	dB
O _{ISO} OFF isolation	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$, See 图 5	-85	dB
BW Bandwidth (-3 dB)	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, See 图 7	900	MHz

(1) For Max or Min conditions, use the appropriate value specified under [Electrical Characteristics](#) for the applicable device type.

6.7 Switching Characteristics

over operating range, $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 3.3 \text{ V} \pm 10\%$, $\text{GND} = 0 \text{ V}$


PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{pd} Propagation delay ^{(2) (3)}	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, See 图 8		0.25		ns
t _{ON} Line enable time, SEL to A, B, An, or Bn	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, See 图 4			30	ns
t _{OFF} Line disable time, SEL to A, B, An, or Bn	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, See 图 4			25	ns
t _{ON} Line enable time, $\overline{\text{OE}}$ to A, B, An, or Bn	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, See 图 4			30	ns
t _{OFF} Line disable time, $\overline{\text{OE}}$ to A, B, An, or Bn	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, See 图 4			25	ns
t _{SK(O)} Output skew between center port to any other port ⁽²⁾	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, See 图 9			50	ps
t _{SK(P)} Skew between opposite transitions of the same output (t _{P_HL} – t _{P_LH}) ⁽²⁾	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, See 图 9			20	ps

(1) For Max or Min conditions, use the appropriate value specified under [Electrical Characteristics](#) for the applicable device type.


(2) Specified by design

(3) The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 10-pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.

6.8 Typical Characteristics




7 Parameter Measurement Information



Copyright © 2018, Texas Instruments Incorporated


- (1) All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r < 5 \text{ ns}$, $t_f < 5 \text{ ns}$.
- (2) C_L includes probe and jig capacitance.

図 4. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})



Copyright © 2018, Texas Instruments Incorporated


図 5. OFF Isolation (O_{ISO})



Copyright © 2018, Texas Instruments Incorporated

図 6. Crosstalk (X_{TALK})

Parameter Measurement Information (continued)



Copyright © 2018, Texas Instruments Incorporated

図 7. Bandwidth (BW)






図 8. Propagation Delay


Parameter Measurement Information (continued)



Output Skew $t_{SK(P)}$


図 9. Skew Test

Parameter Measurement Information (continued)




Copyright © 2018, Texas Instruments Incorporated

図 10. ON-State Resistance (R_{ON})



Copyright © 2018, Texas Instruments Incorporated

図 11. OFF-State Leakage Current



Copyright © 2018, Texas Instruments Incorporated


図 12. Capacitance

8 Detailed Description

8.1 Overview

The TMUX154E is a high-bandwidth switch specially designed for the switching and isolating of high-speed signals in systems with limited I/Os. The wide bandwidth (900 MHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential or single ended signals from a single device to one of two corresponding outputs or from two different devices to one single output. The switch is bidirectional and offers little or no attenuation of the high-speed signals. It is designed for low bit-to-bit skew and high channel-to-channel noise isolation.

8.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated

8.3 Feature Description

The TMUX154E has an enable pin \overline{EN} that can place the signal paths in high impedance. This allows the user to isolate the signal path when it is not in use and consume less current.

8.4 Device Functional Modes

The device functional modes are shown in 表 1.

表 1. Truth Table

SEL	\overline{EN}	FUNCTION
X	H	Disconnect
L	L	A = A0 B = B0
H	L	A = A1 B = B1

9 Application and Implementation


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

There are many applications in which processors and microcontrollers have a limited number of I/Os. The TMUX154E solution can effectively expand the limited number of I/Os by switching between multiple signal paths in order to interface them to a single processor or microcontroller. TMUX154E can also be used to connect a single microcontroller to two signal paths.

9.2 Typical Application



Copyright © 2018, Texas Instruments Incorporated

図 13. Application Diagram

9.2.1 Design Requirements

TI recommends that the digital control pins SEL and \overline{EN} be pulled up to V_{CC} or down to GND to avoid undesired switch positions that could result from the floating pin.

9.2.2 Detailed Design Procedure

The TMUX154E can be properly operated without any external components. However, it is recommended that unused pins be connected to ground through a 50- Ω resistor to prevent signal reflections back into the device.

Typical Application (continued)

9.2.3 Application Curves




図 14. Bandwidth

10 Power Supply Recommendations

TI recommends placing a bypass capacitor as close as possible to the supply pin V_{CC} to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

11 Layout

11.1 Layout Guidelines

Place supply bypass capacitors as close to V_{CC} pin as possible and avoid placing the bypass caps near the signal traces.

The high-speed traces should always be of equal length and must be no more than 4 inches; otherwise, the eye diagram performance may be degraded.

Route the high-speed signals using a minimum of vias and corners which will reduce signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the transmission line of the signal and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route signal traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices, or IC's that use or duplicate clock signals.


Avoid stubs on the high-speed signals because they cause signal reflections.

Route all high-speed signal traces over continuous planes (VCC or GND), with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

For high frequency systems, a printed circuit board with at least four layers is recommended: two signal layers separated by a ground layer and a power layer. The majority of signal traces should run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies. For more information on layout guidelines, see *High Speed Layout Guidelines (SCA082)*

11.2 Layout Example



Copyright © 2018, Texas Instruments Incorporated

図 15. Layout Recommendation

12 デバイスおよびドキュメントのサポート

12.1 ドキュメントのサポート

12.1.1 関連資料

関連資料については、以下を参照してください。

- ・『低速またはフローティングCMOS入力の影響』、SCBA004
- ・『高速レイアウトのガイドライン』、SCAA082

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer)* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静電気放電に関する注意事項

 すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。
静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなバラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあります。ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TMUX154EDGSR	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG SN	Level-1-260C-UNLIM	-40 to 85	1A6
TMUX154EDGSR.B	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	1A6
TMUX154ERSWR	Active	Production	UQFN (RSW) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BXV
TMUX154ERSWR.B	Active	Production	UQFN (RSW) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BXV
TMUX154ERSWRG4	Active	Production	UQFN (RSW) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BXV
TMUX154ERSWRG4.B	Active	Production	UQFN (RSW) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BXV

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX154EDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
TMUX154ERSWR	UQFN	RSW	10	3000	180.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
TMUX154ERSWRG4	UQFN	RSW	10	3000	180.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX154EDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
TMUX154ERSWR	UQFN	RSW	10	3000	210.0	185.0	35.0
TMUX154ERSWRG4	UQFN	RSW	10	3000	210.0	185.0	35.0


PACKAGE OUTLINE

DGS0010A



VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-187, variation BA.

EXAMPLE BOARD LAYOUT


DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



4221984/A 05/2015

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221984/A 05/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


RSW0010A



PACKAGE OUTLINE

UQFN - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package complies to JEDEC MO-288 variation UDEE, except minimum package height.

EXAMPLE BOARD LAYOUT


RSW0010A

UQFN - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 30X



4224897/A 03/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RSW0010A

UQFN - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 30X

4224897/A 03/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1)お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または ti.com やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated