

TMP113 超小型、1.4V～5.5V 電源、 $\pm 0.2^{\circ}\text{C}$ 高精度、 I^2C デジタル温度センサ

1 特長

- WCSP パッケージで供給:
 - ボディ サイズ (DSBGA-6): $1.5 \times 1.0 \times 0.525\text{mm}$
- 広い動作範囲
 - V+ 動作範囲: $1.4\text{V} \sim 5.5\text{V}$
 - 温度範囲: $-40^{\circ}\text{C} \sim 125^{\circ}\text{C}$
- 動作温度全域で精度を確保
 - $0^{\circ}\text{C} \sim 50^{\circ}\text{C}$ で $\pm 0.2^{\circ}\text{C}$ (最大値)
 - $-25^{\circ}\text{C} \sim 85^{\circ}\text{C}$ で $\pm 0.3^{\circ}\text{C}$ (最大値)
 - $-40^{\circ}\text{C} \sim 125^{\circ}\text{C}$ で $\pm 0.5^{\circ}\text{C}$ (最大値)
- 12 ビット分解能: 0.0625°C (LSB)
- 柔軟なデジタル インターフェイス
 - I^2C バスおよび SMBus 互換
 - I3C 混在バス上での共存に対応
- 低い電源電流
 - アクティブ電流: $55\mu\text{A}$ (標準値)
 - シャットダウン電流: 70nA (標準値)
 - 平均電流 (1Hz 時): $1.4\mu\text{A}$ (標準値)
- $1.4\text{V} \sim 5.5\text{V}$ の広い電源電圧範囲でわずか $2\text{m}^{\circ}\text{C}/\text{V}$ の DC 電源電圧除去を実現
- 安全性とコンプライアンス
 - NIST トレース可能
- 業界標準の通常モードとソフトウェア互換
 - TMP102、TMP110、TMP112
- 互換性のあるデュアル ソース デバイスを市場で入手可能

2 アプリケーション

- ビル オートメーション
 - 物体検出
 - ビデオドアベル
 - HVAC: ワイヤレス環境センサ
- ファクトリ オートメーション / 制御
 - マシンビジョン カメラ
 - 電力供給ユニット
 - 産業用 PC: シングル ボード コンピュータ
 - CPU (PLC コントローラ)
- 医療用機器
 - 連続血糖値測定
- データ センターおよびエンタープライズ コンピューティング
 - ソリッド ステートドライブ (SSD)
 - ラック サーバー向けマザーボード
- パーソナル エレクトロニクス
 - PC およびノート PC、タブレット、ゲーム
 - デジタル スチル カメラとデジタル ビデオ カメラ

- 拡張現実 (AR) メガネ
- スマートスピーカー

3 概要

TMP113 は、6 ピン WCSP パッケージの I^2C 互換デジタル温度センサです。TMP113 は、温度分解能 0.0625°C の内蔵 12 ビット A/D コンバータ (ADC) により、 $0^{\circ}\text{C} \sim 50^{\circ}\text{C}$ の温度範囲で $\pm 0.2^{\circ}\text{C}$ の精度を達成しています。


TMP113 は最小 1.4V の電源電圧で動作するように設計されています。平均電流、シャットダウン電流はそれぞれ $1.4\mu\text{A}$ (1Hz 時)、 70nA と小さいため、オンデマンドの温度変換が可能であり、バッテリー寿命を最大化できます。また、DC 電源除去がわずか $2\text{m}^{\circ}\text{C}/\text{V}$ であるため、各種産業用アプリケーション向けに、電源電圧を最大 5.5V まで上げることができます。このデバイスは、フレキシブル PCB によって 0.2s という非常に高速な熱ステップ応答を実現します。

TMP113 の量産品は、NIST トレース可能なセンサに対して 100% テストされ、さらに、ISO/IEC 17025 規格に合格した較正により NIST トレース可能な機器を使用して検証されています。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイズ ⁽²⁾
TMP113	DSBGA (6)	$1.5\text{mm} \times 1.0\text{mm} \times 0.525\text{mm}$

- 詳細については、セクション 12 を参照してください。
- パッケージ サイズ (長さ \times 幅) は公称値で、該当する場合はピンも含まれます。



Note: Pull-up resistors are recommended to be higher than $5\text{k}\Omega$.

概略回路図



Table of Contents

1 特長	1	8.4 THigh_Limit Register (address = 03h) [reset = 5000h].....	26
2 アプリケーション	1	8.5 Device ID Register (Address = 0Bh) [reset = 113xh].....	27
3 概要	1	8.6 Unique_ID0 Register (Address = 0Ch) [reset = xxxxh].....	27
4 Related Products	3	8.7 Unique_ID1 Register (Address = 0Dh) [reset = xxxxh].....	27
5 Pin Configuration and Functions	3	8.8 Unique_ID2 Register (Address = 0Eh) [reset = xxxxh].....	28
6 Specifications	4	9 Application and Implementation	29
6.1 Absolute Maximum Ratings.....	4	9.1 Application Information.....	29
6.2 ESD Ratings.....	4	9.2 Equal I ² C Pullup and Supply Application.....	29
6.3 Recommended Operating Conditions.....	4	9.3 Power Supply Recommendations.....	31
6.4 Thermal Information.....	4	9.4 Layout.....	31
6.5 Electrical Characteristics.....	4	10 Device and Documentation Support	32
6.6 I ² C Interface Timing.....	7	10.1 Device Support.....	32
6.7 Timing Diagrams.....	7	10.2 Documentation Support.....	32
6.8 Typical Characteristics.....	8	10.3 ドキュメントの更新通知を受け取る方法.....	32
7 Detailed Description	11	10.4 サポート・リソース.....	32
7.1 Overview.....	11	10.5 静電気放電に関する注意事項.....	32
7.2 Functional Block Diagram.....	11	10.6 用語集.....	32
7.3 Feature Description.....	11	11 Revision History	32
7.4 Device Functional Modes.....	15	12 Mechanical, Packaging, and Orderable Information	33
7.5 Programming.....	17	12.1 Package Option Addendum.....	37
8 Register Map	22	12.2 Tape and Reel Information.....	38
8.1 Temp_Result Register (address = 00h) [reset = 0000h].....	23		
8.2 Configuration Register (address = 01h) [reset = 40A0h].....	24		
8.3 TLow_Limit Register (address = 02h) [reset = 4B00h].....	25		


4 Related Products

Similar devices in terms of software are available.

表 4-1. Related Temperature Sensors

DEVICE	BEST ACCURACY (MAXIMUM ERROR)	SOFTWARE COMPATIBLE	ADDRESS/ALERT PIN FUNCTIONALITY	PACKAGE OPTIONS
TMP102	2.0°C	Yes (in Normal Mode)	Address + Alert	DRL (6-pin SOT563) (1.6mm × 1.6mm)
TMP110	1.0°C	Yes (in Normal Mode)	Separate (Address & Alert)	DPW (5-pin X2SON) (0.8mm × 0.8mm)
TMP112	0.5°C	Yes (in Normal Mode)	Address + Alert (DRL)	DRL (6-pin SOT563) (1.6mm × 1.6mm)
			Separate (Address & Alert) (DPW)	DPW (5-pin X2SON) (0.8mm × 0.8mm)
TMP113	0.2°C	Yes	Address + Alert	YBG (6-pin DSBGA) (1.5mm × 1.0mm)

5 Pin Configuration and Functions



**図 5-1. YBG Package, 6-Pin DSBGA
(Top View)**

表 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
GND	A2	—	Ground
SCL	A3	I	Serial clock
ADD0	B1	I	Address select. Connect to GND, SCL, SDA or V+
ALERT	A1	O	Overtemperature alert. Open-drain output; requires a pullup resistor. Note: if Alert pin is not used, connecting this pin to GND is preferred.
SDA	B3	I/O	Serial data input. Open-drain output; requires a pullup resistor.
V+	B2	I	Supply voltage

1. I = Input, O = Output, I/O = Input or Output.

6 Specifications

6.1 Absolute Maximum Ratings

Over free-air temperature range unless otherwise noted⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	V+	−0.3	6	V
Input/Output voltage	SCL, SDA, ADD0, ALERT	−0.3	6	V
Output current, I _{OL}			±3	mA
Operating temperature, T _A		−40	125	°C
Junction temperature, T _J			150	°C
Storage temperature, T _{stg}		−65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V+	Supply voltage	1.4	3.3	5.5	V
V _{I/O}	SCL, SDA, ADD0, ALERT			V+	V
I _{OL}	SDA, ALERT	0		3	mA
T _A	Operating ambient temperature	−40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TMP113	UNIT
		YBG (DSBGA-6)	
		6-PIN	
R _{θJA}	Junction-to-ambient thermal resistance	131.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	1.0	°C/W
R _{θJB}	Junction-to-board thermal resistance	37.0	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	36.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	-	°C/W
M _T	Thermal Mass	0.7	mJ/°C

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

6.5 Electrical Characteristics

Over free-air temperature range and V+ = 1.4V to 5.5V (unless otherwise noted); Typical specifications are at T_A = 25°C and V+ = 3.3V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TEMPERATURE SENSOR					

Over free-air temperature range and $V_+ = 1.4\text{V}$ to 5.5V (unless otherwise noted); Typical specifications are at $T_A = 25^\circ\text{C}$ and $V_+ = 3.3\text{V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
T _{ERR}	Accuracy (temperature error)	25°C		± 0.1		°C	
		0°C to 50°C		-0.20.2			
		-25°C to 85°C		-0.30.3			
		-40°C to 125°C		-0.50.5			
PSR	DC power supply rejection			2		m°C/V	
T _{RES}	Temperature resolution			12		Bits	
				62.5		m°C	
T _{REPEAT}	Repeatability ⁽¹⁾	1Hz conversion cycle		±1		LSB	
T _{LTD}	Long-term stability and drift	1000 hours at 125°C ⁽²⁾		±1		LSB	
t _{RESP_L}	Response time (Stirred Liquid)	2-layer FR4 PCB 1.5748mm thickness	τ = 63% for step response from 25°C to 75°C	1.1		s	
		Flexible PCB 0.2mm thickness		0.2			
T _{HYST}	Temperature cycling and hysteresis ⁽³⁾			±1		LSB	
t _{ACT}	Active conversion time			11.4	12.8	ms	
t _{CONV}	Conversion Period (Set by user)	CR1 = 0, CR0 = 0		4	4.4	s	
		CR1 = 0, CR0 = 1		1	1.1		
		CR1 = 1, CR0 = 0 (default)		0.25	0.28		
		CR1 = 1, CR0 = 1		0.125	0.14		
t _{VAR}	Timing variation of all device settings			-10	10	%	
DIGITAL INPUT/OUTPUT							
C _{IN}	Input capacitance			4.5		pF	
V _{IH}	Input logic high			0.7 × V+		V	
V _{IL}	Input logic low			-0.3	0.3 × V+		
V _{HYST}	Hysteresis			0.11		V	
I _{IN}	Input current			±0.1		μA	
V _{OL}	Output logic	I _{OL} = −3mA		0	0.4	V	
POWER SUPPLY							
I _{DD_AVG}	Average current consumption	Continuous conversion mode 1Hz conversion period	Serial bus idle	1.4		4	μA
		Continuous conversion mode 4Hz conversion period		3.4		7	
		One shot conversion mode 1Hz conversion period	SCL = 400kHz	6.7		14	
			SCL = 1MHz				
I _{DD_SB}	Standby current ⁽⁴⁾	Continuous conversion mode Serial bus idle and connected to V+		0.85	3.3	μA	
I _{DD_SD}	Shutdown current (Serial bus level = GND or V+)	T _A = +25°C, Serial bus inactive and connected to V+		0.07	0.2	μA	
		T _A = -40°C to 125°C		2			
		Serial bus active, SCL frequency = 400kHz		5.5			
		Serial bus active, SCL frequency = 1MHz		13			
I _{DD_ACTI VE}	Supply current during active conversion	Active Conversion, serial bus idle		55	95	μA	

TMP113

JAJSTN3 – DECEMBER 2024

Over free-air temperature range and $V+ = 1.4V$ to $5.5V$ (unless otherwise noted); Typical specifications are at $T_A = 25^\circ C$ and $V+ = 3.3V$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{POR}	Power-on reset threshold voltage	Supply rising		1.02		V
	Brownout detect	Supply falling		0.97		V
t_{INIT}	Initialization time after power-on reset			10		ms
t_{RESET}	Reset Time	General Call Reset		0.1		ms

- (1) Repeatability is the ability to reproduce a reading when the measured temperature is applied consecutively, under the same conditions.
- (2) Long term stability is determined using accelerated operational life testing at a junction temperature of $150^\circ C$.
- (3) Hysteresis is defined as the ability to reproduce a temperature reading as the temperature varies from room \rightarrow hot \rightarrow room \rightarrow cold \rightarrow room. The temperatures used for this test are $-40^\circ C$, $25^\circ C$, and $125^\circ C$.
- (4) Quiescent current between conversion periods in continuous conversion mode

6.6 I²C Interface Timing

Minimum and maximum specifications are over –40°C to 125°C and V+ = 1.4V to 5.5V (unless otherwise noted)⁽¹⁾

		FAST MODE		FAST MODE PLUS		HIGH-SPEED MODE		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _(SCL)	SCL operating frequency	0.001	0.4	0.001	1	0.001	3.4	MHz
t _(BUF)	Bus-free time between STOP and START conditions	600	–	500	–	160	–	ns
t _(HDSTA)	Hold time after repeated START condition. After this period, the first clock is generated.	100	–	100	–	100	–	ns
t _(SUSTA)	Repeated START condition setup time	100	–	100	–	100	–	ns
t _(SUSTO)	STOP condition setup time	600	–	260	–	160	–	ns
t _(HDDAT)	Data hold time ⁽²⁾	10	900	10	150	10	105	ns
t _(SUDAT)	Data setup time	100	–	10	–	10	–	ns
t _(LOW)	SCL clock low period	1300	–	500	–	160	–	ns
t _(HIGH)	SCL clock high period	600	–	260	–	60	–	ns
t _(VDAT)	Data valid time (data response time) ⁽³⁾	–	900	–	450	–	–	ns
t _F	SDA, SCL fall time	–	300	–	120	–	80	ns
t _R	SDA, SCL rise time	–	300	–	120	–	80	ns
t _{timeout}	Timeout (SCL = Low or SDA = Low)	30	–	30	–	–	40	ms
t _{LPF}	Glitch suppression filter	50	–	50	–	–	40	ns

- (1) The controller and device have the same V+ value. Values are based on statistical analysis of samples tested during initial release
(2) The maximum t_(HDDAT) can be 0.9 μs for fast mode, and is less than the maximum t_(VDAT) by a transition time.
(3) t_(VDAT) = time for data signal from SCL LOW to SDA output (HIGH to LOW, depending on which is worse).




図 6-1. I²C Timing Diagram

6.8 Typical Characteristics

at $T_A = 25^\circ\text{C}$ and $V_+ = 3.3\text{V}$ (unless otherwise noted)




Figure 6-2. Temperature Error vs Temperature




Figure 6-3. Temperature Error vs Supply Voltage




Figure 6-4. Average Quiescent Current vs Temperature




Figure 6-5. Average Quiescent Current vs Frequency ($V_+ = 1.4\text{V}$ to 5.5V)




Figure 6-6. Active Conversion Current vs Temperature




Figure 6-7. Shutdown Current vs Temperature

6.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$ and $V_+ = 3.3\text{V}$ (unless otherwise noted)




図 6-8. Standby Current vs Temperature




図 6-9. Shutdown Current vs Bus Frequency (Temperature at 3.3V Supply)




図 6-10. Conversion Time vs Temperature




図 6-11. Average Supply Current (continuous conversion mode) vs Conversion Rate




図 6-12. Temperature Error at 25 °C ($V_+ = 1.4\text{V}$ to 5.5V)




図 6-13. Sampling Time vs Temperature

6.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$ and $V_+ = 3.3\text{V}$ (unless otherwise noted)




図 6-14. ALERT Pin Output Voltage vs Pin Sink Current




図 6-15. Noise Histogram (Oil bath measurement and $V_+ = 1.4\text{V}$ to 5.5V)





図 6-16. Supply Current vs one Input Cell Input Voltage

7 Detailed Description

7.1 Overview

The TMP113 is a digital output temperature sensor that comes factory calibrated for accuracy. The device features a two-wire, SMBus and I²C compatible interface with two modes of operation: continuous conversion mode and one-shot conversion mode, designed for thermal management and thermal protection applications. The TMP113 also includes an alert status register with individual high and low thresholds.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Digital Temperature Output

The digital output from each temperature measurement is stored in the read-only temperature register. The temperature register of the TMP113 device is configured as a 12-bit, read-only register that stores the output of the most recent conversion. The device output is as shown in 表 7-1.

表 7-1. 12-Bit Temperature Data Guidelines

Temperature Bit Length	Q Notation	LSB (°C)	Range (+)	Range (-)
12	4	0.0625	127.93475	-128

Two bytes have to be read to obtain data. Byte 1 is the most significant byte (MSB), followed by byte 2, the least significant byte (LSB). The first 12 bits are used to indicate temperature. The least significant byte does not have to be read if that information is not needed. The data format for temperature is summarized in 表 7-2. One LSB equals 0.0625°C. Negative numbers are represented in binary two's complement format. Following power-up or reset, the temperature register has 0°C until the first conversion is complete. The unused bits in the temperature register always read 0.

表 7-2. 12-Bit Temperature Data Format

TEMPERATURE (°C)	DIGITAL OUTPUT (BINARY)	HEX (four LSBs are not used)
>127.9375	0111 1111 1111	7FF
127.9375	0111 1111 1111	7FF
100	0110 0100 0000	640
80	0101 0000 0000	500
75	0100 1011 0000	4B0
50	0011 0010 0000	320
25	0001 1001 0000	190
0.25	0000 0000 0100	004

表 7-2. 12-Bit Temperature Data Format (続き)

TEMPERATURE (°C)	DIGITAL OUTPUT (BINARY)	HEX (four LSBs are not used)
0.0625	0000 0000 0001	001
0	0000 0000 0000	000
-0.0625	1111 1111 1111	FFF
-0.25	1111 1111 1100	FFC
-25	1110 0111 0000	E70
-55	1100 1001 0000	C90

表 7-2 does not list all temperatures. Use the following rules to obtain the digital data format for a given temperature or the temperature for a given digital data format.

To convert positive temperatures to a digital data format:

1. Divide the temperature by the resolution
2. Convert the result to binary code with a 12-bit, left-justified format, and MSB = 0 to denote a positive sign.

Example: $(50^{\circ}\text{C}) / (0.0625^{\circ}\text{C} / \text{LSB}) = 800 = 320\text{h} = 0011\ 0010\ 0000$

To convert a positive digital data format to temperature:

1. Convert the 12-bit, left-justified binary temperature result, with the MSB = 0 to denote a positive sign, to a decimal number.
2. Multiply the decimal number by the resolution to obtain the positive temperature.

Example: $0011\ 0010\ 0000 = 320\text{h} = 800 \times (0.0625^{\circ}\text{C} / \text{LSB}) = 50^{\circ}\text{C}$

To convert negative temperatures to a digital data format:

1. Divide the absolute value of the temperature by the resolution, and convert the result to binary code with a 12-bit, left-justified format.
2. Generate the two's complement of the result by complementing the binary number and adding one. Denote a negative number with MSB = 1.

Example: $(|-25^{\circ}\text{C}|) / (0.0625^{\circ}\text{C} / \text{LSB}) = 400 = 190\text{h} = 0001\ 1001\ 0000$

Two's complement format: $1110\ 0110\ 1111 + 1 = 1110\ 0111\ 0000$

To convert a negative digital data format to temperature:

1. Generate the two's complement of the 12-bit, left-justified binary number of the temperature result (with MSB = 1, denoting negative temperature result) by complementing the binary number and adding one. This represents the binary number of the absolute value of the temperature.
2. Convert to decimal number and multiply by the resolution to get the absolute temperature, then multiply by -1 for the negative sign.

Example: $1110\ 0111\ 0000$ has two's complement of $0001\ 1001\ 0000 = 0001\ 1000\ 1111 + 1$

Convert to temperature: $0001\ 1001\ 0000 = 190\text{h} = 400; 400 \times (0.0625^{\circ}\text{C} / \text{LSB}) = 25^{\circ}\text{C} = (|-25^{\circ}\text{C}|); (|-25^{\circ}\text{C}|) \times (-1) = -25^{\circ}\text{C}$

7.3.2 Decoding Temperature Data

The TMP113 temperature registers use a 12-bit format. The 12 bits are aligned to the left side, or most significant side, of the 16-bit word. The four unused bits are on the right side, or least significant side. For this reason, a shift is needed to discard the extra bits. Two's complement is employed to describe negative temperatures. C code can easily convert the two's complement data when the data is typecast into the correct signed data type. Q notation describes the number of bits which represent a fractional result. 4 bits of fractional data, known as Q4, offer 0.0625°C resolution.

表 7-3. 12-Bit Q4 Encoding Parameters

PARAMETER	VALUE
Bits	12
Q	4
Resolution	0.0625
Range (+)	127.9375
Range (–)	-128
25°C	0x0190

表 7-4. 12-Bit Q4 Bit Values in °C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Sign	64	32	16	8	4	2	1	0.5	0.25	0.125	0.0625	-	-	-	-
-128	64	32	16	8	4	2	1	1/2	1/4	1/8	1/16	-	-	-	-
-2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰	2 ⁻¹	2 ⁻²	2 ⁻³	2 ⁻⁴	-	-	-	-

```
/* 12-bit format will have 4 bits discarded by right shift
   q4 is 0.062500 resolution
   the following bytes represent 24.5C */
uint8_t byte1 = 0x18;
uint8_t byte2 = 0x80;
float f = (((int8_t) byte1 << 8 | byte2) >> 4) * 0.0625f;
int mC = (((int8_t) byte1 << 8 | byte2) >> 4) * 1000 >> 4;
int C = (int8_t) byte1;
```

7.3.3 Temperature Limits and Alert

The TMP113 has an alert feature and uses the [TLow_Limit](#) register for low threshold comparison and [THigh_Limit](#) register for high threshold comparison. The alert limit is programmed in the TMP113 in a 12-bit two's complement format based in the [Configuration](#) register, with a resolution of 62.5m°C. At the end of each temperature conversion, the temperature result is compared with the high limit and low limit registers, and the alert status flag and ALERT pin are updated.

The alert status flag in the configuration register and the ALERT pin are updated after every temperature conversion based on the Alert_Mode and Polarity bit settings in the configuration register.

As shown in [図 7-1](#), in comparator mode (Alert_Mode = 0b), the ALERT pin and status flag become active when the temperature equals or exceeds the value in THigh_Limit for Fault number of consecutive conversions. The ALERT pin and status flag remain active until the temperature falls below the TLow_Limit for the same number of consecutive conversions.




図 7-1. Comparator Mode

As shown in [図 7-2](#), in Alert mode (Alert_Mode = 1b), the ALERT pin and status flag become active when the temperature equals or exceeds the THigh_Limit for Fault number of consecutive conversion. The ALERT pin/flag remains active until a read operation of any register occurs or the device responds to the SMBus Alert Response. When the ALERT pin and status flag are cleared, the pin/flag becomes active only when the temperature is less than the TLow_Limit for Fault number of consecutive conversion, and remains active until a read operation of any register occurs or the device responds to the SMBus Alert Response. When the ALERT pin/flag is cleared after a TLow_Limit crossing, the above cycle repeats. The ALERT pin and status flag can also be cleared by issuing the General Call Reset command.




図 7-2. Alert Mode

7.3.4 NIST Traceability

The TMP113 offers 3 Unique ID registers (48-bit) to support NIST traceability. These unique IDs can be used to provide an audit trail to standards provided by the National Institute of Standards and Technology (NIST), a US Commerce Department agency.

Reading the Unique ID registers requires a specific procedure to retrieve the content from the memory. The procedure is as follows:

1. Place the device in Shutdown Mode by setting bit 8 of Register 01h (Configuration register) to 1b.
2. Write 0x0000 to desired Unique ID pointer address (0Ch, 0Dh, 0Eh, or 0Fh).
3. Read Unique ID from the same pointer address.
4. Repeat step #2 above for each pointer address as desired.

Note address 0Fh is expected to be read 0x0000 for this device and is reserved for future use. In addition, for high speed mode, the user must wait 25μs after step-3 and before communicating.

7.4 Device Functional Modes

The TMP113 can be configured to operate in continuous or one-shot (shutdown) mode. This flexibility enables designers to balance the requirements of power efficiency and performance.

7.4.1 Continuous-Conversion Mode

When the Shutdown bit is set to 0b in the configuration register, the device operates in continuous conversion mode. 図 7-3 shows the device in a continuous conversion cycle. In this mode, the device performs conversion at fixed periods and updates the temperature result register at the end of every conversion. The typical active conversion time is 11ms.




図 7-3. Continuous Conversion Cycle Timing Diagram

The Conversion_Rate[1:0] bits in the configuration register control the rate at which the conversions are performed. The device typically consumes 55μA during conversion and 0.85μA during the low power standby time. By decreasing the rate at which conversions are performed, the application can benefit from reduced average current consumption in continuous mode.

Use 式 1 to calculate the average current in continuous mode.

$$\text{Average Current} = ((I_{DD_ACTIVE} \times t_{ACT}) + (I_{DD_SB} \times t_{STANDBY})) / t_{Conv_Period} \quad (1)$$

Where

- t_{ACT} = Active conversion time
- t_{Conv_Period} = Conversion Period
- $t_{STANDBY}$ = Standby time between conversions calculated as $t_{Conv_Period} - t_{ACT}$

7.4.2 One-Shot Mode

When a 1 is written to the One_Shot bit in the configuration register, the TMP113 immediately starts a one-shot temperature conversion as shown in 図 7-4. Requesting another conversion when the TMP113 is performing a temperature conversion, the device does not stop the active conversion. After completing the one-shot conversion, the TMP113 enters shutdown mode and the One_Shot bit is set to 1b.




図 7-4. One-Shot Timing Diagram

The one-shot conversion is only supported when the Shutdown bit is set to 1b. Due to the short conversion time, the TMP113 device achieves a higher conversion rate. A single conversion typically takes 11ms and a read can take place in less than 80µs. When using the one-shot mode, 50 or more conversions per second are possible.

7.5 Programming

7.5.1 Serial Interface

The TMP113 has a standard bidirectional I²C interface that is controlled by a controller device to be configured or read the data from TMP113 device. Each target on the I²C bus has a specific device address to differentiate between other target devices that are on the same I²C bus. Many target devices require configuration upon start-up to set the behavior of the device. This is typically done when the controller accesses internal register maps of the target, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read. The TMP113 includes 50ns glitch suppression filters, allowing the device to coexist on an I²C mixed bus. The TMP113 supports transmission data rates up to 3.4MHz.

7.5.2 Bus Overview

The physical I²C interface consists of the serial clock (SCL) and serial data (SDA) lines. The SDA line must be connected to a supply through a pullup resistor. The size of the pullup resistor is determined by the amount of capacitance on the I²C lines, the communication frequency and I²C bus voltage. For further details, see the [I²C Pullup Resistor Calculation](#) application note. Data transfer can be initiated by a controller only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition or time out events (see [Figure 7-5](#) and [Figure 7-6](#)).




図 7-5. Definition of Start and Stop Conditions




図 7-6. Bit Transfer

7.5.3 Device Address

To communicate with the TMP113, the controller must first address target devices through an address byte. The address byte has seven address bits and a read-write (R/W) bit that indicates the intent of executing a read or write operation. The TMP113 features an address pin to allow up to four TMP113 devices to be addressed on a single bus simultaneously. 表 7-5 describes the pin logic levels used to properly connect up to four devices on the same I²C bus.

表 7-5. Address Pin and Device Target Address

DEVICE TARGET ADDRESS ¹	ADD0 PIN CONNECTION	DEVICE ORDERABLE
1001000	GND	TMP113
1001001	V _{DD}	
1001010	SDA	
1001011	SCL	

7.5.4 Bus Transactions

7.5.4.1 Writes

To write on the I²C bus, the controller sends a START condition on the bus with the address of the target, as well as the last bit (the R/W bit) set to 0b, which signifies a write. The target acknowledges, letting the controller know the target is ready. After this operation, the controller starts sending the register pointer and data to the target, and the controller terminates the transmission with a STOP condition.

Writes to read-only registers or register locations outside of the register map are ignored. The TMP113 still performs and acknowledges when writing outside of the register map. 図 7-7 shows an example of writing a single word write communication.

¹ Additional address options can be available on request




図 7-7. Write to Single Register

7.5.4.2 Reads

For a read operation the controller sends a START condition, followed by the target address with the R/W bit set to 0b (signifying a write). The target acknowledges the write request, and the controller sends the Register Pointer. The controller initiates a restart followed by the target address with the R/W bit set to 1b (signifying a read). The controller continues to send out clock pulses but releases the SDA line so that the target can transmit data. At the end of every byte of data, the controller sends an ACK to the target, letting the target know that the controller is ready for more data. For repeated read operations from the same register (like temperature register), resending the register pointer is not necessary. The read operation from the same register can be repeated as many time as the controller needs when the pointer is set. Once the controller has received the expected number of bytes, the controller sends a NACK, signaling to the target to halt communications and release the SDA line. The controller follows this up with a STOP condition. Reading from a non-indexed register location returns 00h. 図 7-8 shows an example of reading a single word from a target register. Note that after resetting, the pointer is set to zero and the temperature register must be addressed.




図 7-8. Read from Single Register

7.5.4.3 General Call Reset Function

The TMP113 responds to a general-call address (0000 000) if the eighth bit (R/W bit) is 0b. The device acknowledges the general-call address and responds to commands in the second byte. If the second byte is

0000b 0110b, the TMP113 internal registers are reset to power-up values as shown in [SMBus General Call Reset Timing Diagram](#). The serial address is unaffected by the general call reset.




図 7-9. SMBus General Call Reset Timing Diagram

7.5.4.4 SMBus Alert Response

The TMP113 device supports the SMBus alert response. When the TMP113 operates in Alert Mode, and the ALERT pin is available, the controller can sense that an alert condition is present. Irrespective of the availability of the ALERT pin, the alert status is set. As shown in [図 7-10](#), if the controller sends an SMBus alert command (19h or 00011001b) on the bus, and the alert is set, the device acknowledges the SMBus alert command and responds by returning the device address on the SDA line. The eighth bit (LSB) of the device address byte indicates if the alert condition is caused by the temperature exceeding THigh_Limit or falling below the TLow_Limit. The value of the eighth bit follows the Polarity bit setting.




図 7-10. SMBus Alert Response

If multiple devices on the bus respond to the SMBus alert command, arbitration during the device address portion of the SMBus alert command determines which devices the ALERT pin is activated. The device with the lowest address wins the arbitration. On winning the arbitration, the TMP113 inactivates the ALERT pin and/or clears the status bit. To prevent the device with lowest I²C address in continuous conversion mode sees the alert

line and halt others with higher I²C address to report the alert, the controller has to temporarily disable the Alert mode in device with smallest I²C address until all alerts in the system are cleared.

7.5.4.5 Time-Out Function

The TMP113 resets the serial interface if the SCL line is held low by the controller or the SDA line is held low by the TMP113 for 30ms (typical) between a START and STOP condition. The TMP113 releases the SDA line if the SCL pin is pulled low and waits for a START condition from the controller. To avoid activating the timeout function, maintain a communication speed of at least 1kHz for the SCL operating frequency. If another device on the bus is holding the SDA pin low, the TMP113 does not reset.

7.5.4.6 Coexist on I3C Mixed Bus

A bus with both I3C and I²C interfaces is referred to as a mixed bus with clock speeds up to 12.5MHz. The TMP113 is an I²C device that can be on the same bus that has an I3C device attached, as the TMP113 incorporates a spike suppression filter of 50ns on the SDA and SCL pins to avoid any interference to the bus when communicating with I3C devices.

8 Register Map

表 8-1. TMP113 Register Map

ADDRESS	TYPE	RESET	ACRONYM	REGISTER NAME	SECTION
00h	R	0000h	Temp_Result	Temperature result register	Go
01h	R/W	40A0h	Configuration	Configuration register	Go
02h	R/W	4B00h	TLow_Limit	Temperature low limit register	Go
03h	R/W	5000h	THigh_Limit	Temperature high limit register	Go
04h - 0Ah	R	xxxxh	Reserved	Reserved	-
0Bh	R	1130h	Device_ID	Device ID	セクション 8.5
0Ch	R	xxxxh	Unique_ID0	NIST Data 0 Register	セクション 8.6
0Dh	R	xxxxh	Unique_ID1	NIST Data 1 Register	セクション 8.7
0Eh	R	xxxxh	Unique_ID2	NIST Data 2 Register	セクション 8.8
0Fh	R	xxxxh	Reserved	Reserved	-

表 8-2. TMP113 Register Section/Block Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
RC	R C	Read to Clear
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W0CP	W 0C P	W 0 to clear Requires privileged access
Reset or Default Value		
-n		Value after reset or the default value

8.1 Temp_Result Register (address = 00h) [reset = 0000h]

This register stores the latest temperature conversion result in a 12-bit two's complement format with a LSB equal to 0.0625°C.

Return to [Register Map](#).

表 8-3. Temp_Result Register

15	14	13	12	11	10	9	8
Temp_Result[11:4]							
R-xxh							
7	6	5	4	3	2	1	0
Temp_Result[3:0]				Reserved			
R-xh				R-0000b			

表 8-4. Temp_Result Register Field Description

Bit	Field	Type	Reset	Description
15:4	Temp_Result[11:0]	R	xxxh	12-bit temperature conversion result Temperature data is represented by a 12-bit, two's complement word with an LSB equal to 0.0625°C.
3:0	Reserved	R	0000b	Reserved

8.2 Configuration Register (address = 01h) [reset = 40A0h]

This register is used to configure the operation of the TMP113 and also provides the alert status.

Return to [Register Map](#).

表 8-5. Configuration Register

15	14	13	12	11	10	9	8
One_Shot	Reserved		Fault[1:0]		Polarity	Alert_Mode	Shutdown
R/W-0b	R-11b		R/W-00b		R/W-0b	R/W-0b	R/W-0b
7	6	5	4	3	2	1	0
Conversion_Rate[1:0]		Alert Flag	Reserved				
R/W-10b		R-1b	R-00000b				

表 8-6. Configuration Register Field Description

Bit	Field	Type	Reset	Description
15	One_Shot	R/W	0b	One-shot conversion trigger applicable in shutdown mode only. In continuous conversion mode the bit reads 0b. In shutdown mode the bit reads 1b, then after the conversion is finished the bit reads 0b. Triggering a one-shot conversion happens only when the device is in shutdown mode. 0b = Active conversion ongoing 1b = Trigger a one-shot conversion or active conversion complete
14:13	Reserved	R	10b	Reserved
12:11	Fault[1:0]	R/W	00b	Fault bits are used to set the number of consecutive conversions for which the alert condition exists before the ALERT pin is asserted and status bit is set. 00b = 1 fault 01b = 2 faults 10b = 4 faults 11b = 6 faults
10	Polarity	R/W	0b	The polarity bit allows the host to adjust the polarity of the ALERT pin/flag output. 0b = ALERT pin/flag output is active low 1b = ALERT pin/flag output is active high
9	Alert_Mode	R/W	0b	The alert mode bit indicates the how the temperature limits operate. 0b = Comparator mode 1b = Alert mode
8	Shutdown	R/W	0b	The shutdown bit is used to change the device conversion mode. 0b = Continuous conversion mode 1b = Shutdown mode
7:6	Conversion_Rate[1:0]	R/W	10b	The conversion rate bits configure the device conversion period. The default is conversion every 250ms. 00b = 4s / 0.25Hz 01b = 1s / 1Hz 10b = 0.25s / 4Hz 11b = 0.125s / 8Hz
5	Alert flag	R	1b	The alert bit is a read-only bit which provides the information about the alert status in comparator mode and is affected by Alert_Mode setting. The polarity bit affects the alert flag.
4:0	Reserved	R	00000b	Reserved

8.3 TLow_Limit Register (address = 02h) [reset = 4B00h]

This register is used to configure the low temperature alert limit of the device. The limit is formatted in a 12-bit two's complement format with a LSB equal to 62.5m°C. The default value on start-up is 4B00h or 75°C.

Return to [Register Map](#).

表 8-7. TLow_Limit Register

15	14	13	12	11	10	9	8
TLow_Limit[11:4]							
R/W-4Bh							
7	6	5	4	3	2	1	0
TLow_Limit[3:0]				Reserved			
R/W-0h				R-0000b			

表 8-8. TLow_Limit Register Field Description

Bit	Field	Type	Reset	Description
15:4	TLow_Limit[11:0]	R/W	4B0h	12-bit temperature low limit setting. Temperature low limit is represented by a 12-bit, two's complement word with an LSB equal to 62.5m°C. The default setting for this is 75°C.
3:0	Reserved	R	0000b	Reserved

8.4 THigh_Limit Register (address = 03h) [reset = 5000h]

This register is used to configure the high temperature alert limit of the device. The limit is formatted in a 12-bit two's complement format with a LSB equal to 62.5m°C. The default value on start-up is 5000h or 80°C.

Return to [Register Map](#).

表 8-9. THigh_Limit Register

15	14	13	12	11	10	9	8
THigh_Limit[11:4]							
R/W-50h							
7	6	5	4	3	2	1	0
THigh_Limit[3:0]				Reserved			
R/W-0h				R-0000b			

表 8-10. THigh_Limit Register Field Description

Bit	Field	Type	Reset	Description
15:4	THigh_Limit[11:0]	R/W	500h	12-bit temperature high limit setting. Temperature high limit is represented by a 12-bit, two's complement word with an LSB equal to 62.5m°C. The default setting for this is 80°C.
3:0	Reserved	R	0000b	Reserved

8.5 Device ID Register (Address = 0Bh) [reset = 113xh]

This read-only register indicates the device ID and revision number.

Return to [Register Map](#).

表 8-11. Device_ID Register

15	14	13	12	11	10	9	8
DID[11:4]							
R-11h							
7	6	5	4	3	2	1	0
DID[3:0]				Rev[3:0]			
R-3h				R-0h			

表 8-12. Device_ID Register Field Description

Bit	Field	Type	Reset	Description
15:4	DID[11:0]	R	113h	Indicates the device ID.
3:0	Rev[3:0]	R	0h	Indicates the revision number.

8.6 Unique_ID0 Register (Address = 0Ch) [reset = xxxxh]

This register contains bits 0:15 of the Unique ID for the device. The Unique ID of the device is used for NIST traceability purposes. For the procedure how to read the Unique IDs, please go to [セクション 7.3.4](#).

Return to [Register Map](#).

表 8-13. Unique_ID0 Register

15	14	13	12	11	10	9	8
Unique_ID0[15:8]							
R-xxh							
7	6	5	4	3	2	1	0
Unique_ID0[7:0]							
R-xxh							

表 8-14. Unique_ID0 Register Field Description

Bit	Field	Type	Reset	Description
15:0	Unique_ID0[15:0]	R	xxxxh	Bits 15:0 of the device Unique ID

8.7 Unique_ID1 Register (Address = 0Dh) [reset = xxxxh]

This register contains bits 31:16 of the Unique ID for the device. The Unique ID of the device is used for NIST traceability purposes. For the procedure how to read the Unique IDs, please go to [セクション 7.3.4](#).

Return to [Register Map](#).

表 8-15. Unique_ID1 Register

15	14	13	12	11	10	9	8
Unique_ID1[31:24]							
R-xxh							
7	6	5	4	3	2	1	0
Unique_ID1[23:16]							
R-xxh							

表 8-16. Unique_ID1 Register Field Description

Bit	Field	Type	Reset	Description
15:0	Unique_ID0[31:16]	R	xxxxh	Bits 31:16 of the device Unique ID

8.8 Unique_ID2 Register (Address = 0Eh) [reset = xxxxh]

This register contains bits 47:32 of the Unique ID for the device. The Unique ID of the device is used for NIST traceability purposes. For the procedure how to read the Unique IDs, please go to [セクション 7.3.4](#).

Return to [Register Map](#).

表 8-17. Unique_ID2 Register

15	14	13	12	11	10	9	8
Unique_ID2[47:40]							
R-xxh							
7	6	5	4	3	2	1	0
Unique_ID2[39:32]							
R-xxh							

表 8-18. Unique_ID2 Register Field Description

Bit	Field	Type	Reset	Description
15:0	Unique_ID2[47:32]	R	xxxxh	Bits 47:32 of the device Unique ID

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TMP113 can be operated with a two-wire I²C or SMBus compatible interface and features the ability to operate with a 1.4V to 5.5V bus voltage. The TMP113 features a uniquely small size of 1.5mm × 1mm with a 0.525mm z-height.

9.2 Equal I²C Pullup and Supply Application




図 9-1. Equal I²C Pullup and Supply Voltage Application

9.2.1 Design Requirements

For this design example, use the parameters listed below.

表 9-1. Design Parameters

PARAMETER	VALUE
Supply (V+)	1.4V to 5.5V
SDA, SCL V _{PULLUP}	≥ V+
SDA, SCL R _{PULLUP}	≥ 5kΩ
ALERT R _{PULLUP}	≥ 5kΩ (20kΩ is preferred)

9.2.2 Detailed Design Procedure

The SDA and SCL pin voltage of the TMP113 can be the same as the supply voltage V+. The accuracy of the TMP113 is not affected by the pullup voltage. However, using a minimal SDA and ALERT pins pull-up current is recommended to prevent self-heating and temperature accuracy reduction. In addition, to minimize measurement noise, having communication on the I²C bus during temperature conversion is not recommended.

9.2.3 Application Curve

図 9-2 shows the step response of the TMP113 to a submersion in an oil bath of 75°C from room temperature (25°C). The time-constant, or the time for the output to reach 63% of the input step, is 0.2s (for flexible PCB) and

1.1s (for rigid PCB). The time-constant result depends on the printed-circuit board (PCB) size and thickness that the TMP113 is mounted on. For the rigid PCB, the TMP113 is soldered to a two-layer PCB that measured 0.5 inches × 0.5 inches.




図 9-2. Temperature Step Response (TMP113 mounted on flexible and rigid PCBs)

9.3 Power Supply Recommendations


The TMP113 operates with power supply in the range of 1.4V to 5.5V and slew rate as low as 10mV/ms. The device can measure temperature accurately in the full supply range. A power-supply bypass capacitor is required for proper operation. Place this capacitor as close as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.01 μ F. Applications with noisy or high-impedance power supplies can require additional decoupling capacitors to reject power-supply noise.

9.4 Layout

9.4.1 Layout Guidelines

The TMP113 is a simple device to layout. Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.01 μ F. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies. Pull up the open-drain output pins (SDA, SCL and ALERT) through 5k Ω or 20k Ω pullup resistors.

9.4.2 Layout Example



9-3. Layout Example

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Device Support

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [TMP102 Low-Power Digital Temperature Sensor With SMBus and Two-Wire Serial Interface in SOT563](#), data sheet
- Texas Instruments, [TMP110 Ultra-Small, \$\pm 1.0^{\circ}\text{C}\$ Accurate, I2C Digital Temperature Sensor for Cost Sensitive System](#), data sheet
- Texas Instruments, [TMP112x High-Accuracy, Low-Power, Digital Temperature Sensors With SMBus and TwoWire Serial Interface in SOT563](#), data sheet
- Texas Instruments, [TMP113 Evaluation Module](#), EVM

10.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

10.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

[テキサス・インスツルメンツ用語集](#)

この用語集には、用語や略語の一覧および定義が記載されています。


11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


DATE	REVISION	NOTES
December 2024	*	Initial Release

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**YBG0006-C04****PACKAGE OUTLINE****DSBGA - 0.525 mm max height**

DIE SIZE BALL GRID ARRAY

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

YBG0006-C04

DSBGA - 0.525 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YBG0006-C04

DSBGA - 0.525 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE: 50X

4231071/A 07/2024

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

12.1 Package Option Addendum

Packaging Information


Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish ⁽⁶⁾	MSL Peak Temp ⁽³⁾	Op Temp (°C)	Device Marking ^{(4) (5)}
TMP113AIYBGR	PRE_PROD	DSBGA	YBG	6	3000	RoHS & Green	SnAgCu	Level-1-260C-UNLIM	-40 to 125	QU

- (1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
- (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).
- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

12.2 Tape and Reel Information




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMP113AIYBGR	DSBGA	YBG	6		180	8.4	1.14	1.64	.59	4	8	Q2

TAPE AND REEL BOX DIMENSIONS



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMP113AIYBGR	DSBGA	YBG	6		182	182	20

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TMP113AIYBGR	Active	Production	DSBGA (YBG) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	QU
TMP113AIYBGR.A	Active	Production	DSBGA (YBG) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	QU

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


YBG0006



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



4224328/A 05/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YBG0006

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 50X



SOLDER MASK DETAILS
NOT TO SCALE

4224328/A 05/2018

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YBG0006

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE: 50X

4224328/A 05/2018

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated