











TLV9104-Q1 JAJSUX8 - JUNE 2024

TLV910x-Q1 車載対応、16V、1MHz、レール ツー レール入出力、低消費電力オ ペアンプ

1 特長

- 車載アプリケーション向けに AEC-Q100 認証済み 温度グレード 1:-40℃~+125℃、T_Δ
- レール ツー レール入出力
- 広い帯域幅:1.1MHz GBW
- 低い静止電流:アンプ 1 個あたり 120µA
- 低いオフセット電圧:±300µV
- 低いオフセット電圧ドリフト:±0.6µV/℃
- 低ノイズ: 10kHz で 28nV/√Hz
- 大きい同相除去:110dB
- 低いバイアス電流:±10pA
- 高いスルーレート:4.5V/µs
- 広い電源範囲:±1.35V~±8V、2.7V~16V
- 堅牢な EMIRR 性能:1.8GHz 時に 77dB

2 アプリケーション

- HEV/EV のバッテリ管理システム (BMS)
- HV/EV (ハイブリッド車と電気自動車) の OBC (オンボ ード チャージャ) と DC/DC コンバータ
- HEV/EV のインバータおよびモーター制御
- ボディコントロール モジュール (BCM)
- ゾーン制御モジュール
- ドメイン ゲートウェイ
- 12V/48V パワー ディストリビューション ボックス
- 車載用 HVAC (エアコン) コンプレッサ・モジュール
- 電動パワー ステアリング (EPS)

3 概要

TLV910x-Q1 ファミリ (TLV9101-Q1、TLV9102-Q1、 TLV9104-Q1) は、16V 汎用オペアンプ ファミリです。この ファミリは、レール ツー レールの入出力、低いオフセット (±300µV、標準値)、低いオフセットドリフト (±0.6µV/℃、 標準値)、1.1MHz の帯域幅などの優れた DC 精度と AC 性能を備えています。


差動および同相入力電圧範囲が広く、大きな出力電流 (±80mA、標準値)、高いスルーレート (4.5V/µs、標準値)、 低消費電力動作 (115µA、標準値) を備えた TLV910x-Q1 は、車載用途向けの堅牢な低消費電力高性能オペア ンプに最適です。

TLV910x-Q1 ファミリのオペアンプは複数のパッケージで 供給され、-40℃~125℃で動作が規定されています。

製品情報

TECHNITA TIA						
部品番号 ⁽¹⁾ チャネル数		パッケージ	パッケージ サイズ (4)			
TLV9101-Q1 ⁽²⁾	シングル	DBV (SOT-23, 5 ⁽³⁾	2.9mm × 2.8mm			
TEV9101-Q1V		DCK (SC70, 5) ⁽³⁾	2mm × 2.1mm			
TLV9102-Q1 ⁽²⁾	デュアル	D (SOIC, 8)(3)	4.9mm × 6mm			
TEV9102-Q1V		DGK (VSSOP, 8)(3)	3mm × 4.9mm			
TLV9104-Q1	クワッド	D (SOIC, 14) ⁽³⁾	8.65mm × 6mm			
1EV9104-Q1		PW (TSSOP, 14)	5mm × 6.4mm			

- 供給されているすべてのパッケージについては、セクション 10 を (1) 参照してください。
- (2) このデバイスはプレビューのみです。
- (3) このパッケージはプレビューのみです。
- パッケージ サイズ (長さ×幅) は公称値で、該当する場合はピンも 含まれます。



$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$$

単極、ローパス フィルタの TLV910x-Q1



Table of Contents

1 特長	7 Application and Implementation	25
2アプリケーション		25
3 概要	707 · 14 · ·	25
4 Pin Configuration and Functions		26
5 Specifications	7 4 1 (27
5.1 Absolute Maximum Ratings		29
5.2 ESD Ratings		29
5.3 Recommended Operating Conditions	0 0 D	29
5.4 Thermal Information for Quad Channel	• •) ·) - = = + · · · · · · · · · · · · · · · · ·	29
5.5 Electrical Characteristics.		29
5.6 Typical Characteristics		29
6 Detailed Description		29
6.1 Overview1		
6.2 Functional Block Diagram1	714 14 27 (
6.3 Feature Description1		
6.4 Device Functional Modes2		30

Product Folder Links: TLV9104-Q1

4 Pin Configuration and Functions




図 4-1. TLV9101-Q1⁽¹⁾ DBV Package 5-Pin SOT-23 Top View




図 4-2. TLV9101-Q1⁽¹⁾ DCK Package 5-Pin SC70 Top View

表 4-1. Pin Functions: TLV9101-Q1

	PIN		1/0	DESCRIPTION	
NAME	DBV	DCK and DRL	1,0		
+IN	3	1	I	Noninverting input	
-IN	4	3	1	Inverting input	
OUT	1	4	0	Output	
V+	5	5	_	Positive (highest) power supply	
V-	2	2	_	Negative (lowest) power supply	

1. This package is preview only.






図 4-3. TLV9102-Q1⁽¹⁾ D and DGK Package 8-Pin SOIC and VSSOP Top View

表 4-2. Pin Functions: TLV9102-Q1

I	PIN	I/O	DESCRIPTION	
NAME	NO.		DESCRIPTION	
IN1+	3	I	Noninverting input, channel 1	
IN1-	2	I	Inverting input, channel 1	
IN2+	5	I	Noninverting input, channel 2	
IN2-	6	I	Inverting input, channel 2	
OUT1	1	0	Output, channel 1	
OUT2	7	0	Output, channel 2	
V+	8	_	Positive (highest) power supply	
V-	4	_	Negative (lowest) power supply	

1. This package is preview only.






図 4-4. TLV9104-Q1 D⁽¹⁾ and PW Package 14-Pin SOIC⁽¹⁾ and TSSOP Top View

表 4-3. Pin Functions: TLV9104-Q1

	PIN	VO	DESCRIPTION
NAME	SOIC and TSSOP	I/O	DESCRIPTION
IN1+	3	I	Noninverting input, channel 1
IN1-	2	I	Inverting input, channel 1
IN2+	5	I	Noninverting input, channel 2
IN2-	6	I	Inverting input, channel 2
IN3+	10	I	Noninverting input, channel 3
IN3-	9	I	Inverting input, channel 3
IN4+	12	I	Noninverting input, channel 4
IN4-	13	I	Inverting input, channel 4
NC	_	_	Do not connect
OUT1	1	0	Output, channel 1
OUT2	7	0	Output, channel 2
OUT3	8	0	Output, channel 3
OUT4	14	0	Output, channel 4
V+	4	_	Positive (highest) power supply
V-	11	_	Negative (lowest) power supply

1. This package is preview only.



5 Specifications

5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage, V _S = (V+) – (V–)	0	20	V
	Common-mode voltage ⁽³⁾	(V-) - 0.5	(V+) + 0.5	V
Signal input pins	Differential voltage ⁽³⁾		V _S + 0.2	V
	Current ⁽³⁾	-10	10	mA
Shutdown pin voltage		V-	V+	V
Output short-circuit ⁽²⁾		Continuous		
Operating ambient tempe	erature, T _A	-55	150	°C
Junction temperature, T _J			150	°C
Storage temperature, T _{sto}	9	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Liectiostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage, (V+) – (V–)	2.7	16	V
VI	Input voltage range	(V-) - 0.2	(V+) + 0.2	V
T _A	Specified temperature	-40	125	°C

5.4 Thermal Information for Quad Channel

		TLV9	104-Q1	
	THERMAL METRIC ⁽¹⁾	D ⁽²⁾ (SOIC)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	105.2	134.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	61.2	55.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	61.1	79.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	21.4	9.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	60.7	78.1	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

⁽²⁾ Short-circuit to ground, one amplifier per package.

⁽³⁾ Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5V beyond the supply rails must be current limited to 10mA or less.

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ This package option is preview for TLV9104-Q1.



5.5 Electrical Characteristics

For V_S = (V+) – (V–) = 2.7 V to 16 V (±1.35 V to ±8 V) at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP MAX	UNIT	
OFFSET VO	LTAGE	1					
V _{os}	Input offset voltage	V _{CM} = V-			±0.3 ±1.5	mV	
		OW	T _A = -40°C to 125°C		±1.75		
dV _{OS} /dT	Input offset voltage drift		T _A = -40°C to 125°C		±0.6	μV/°C	
PSRR	Input offset voltage versus power supply	V _{CM} = V-	T _A = -40°C to 125°C		±0.1 ±0.7	μV/V	
	Channel separation	f = 0Hz			5	μV/V	
NPUT BIAS	CURRENT						
В	Input bias current				±10	pA	
os	Input offset current				±5	pA	
NOISE							
E _N	Input voltage noise	f = 0.1Hz to 10Hz			1	μV _{PP} μV _{RMS}	
		f = 1kHz			30		
e _N	Input voltage noise density	f = 10kHz			28	- nV/√Hz	
i _N	Input current noise	f = 1kHz			2	fA/√Hz	
INPUT VOLT	TAGE RANGE						
V _{CM}	Common-mode voltage range			(V-) - 0.2	(V+) + 0.2	V	
		V _S = 16V, (V–) – 0.1V < V _{CM} < (V+) – 2V (Main input pair)		90	110		
		V _S = 4V, (V-) - 0.1V < V _{CM} < (V+) - 2V (Main input pair)		75	95	dB	
CMRR	Common-mode rejection ratio	$V_S = 2.7 - 16V$, $(V+) - 1V < V_{CM} < (V+) + 0.1V$ (Aux input pair)	- T _A = -40°C to 125°C		80		
		(V+) - 2V < V _{CM} < (V+) - 1V			See Offset Voltage (Transition Region) in the Characteristics section		
INPUT CAPA	ACITANCE	1					
Z _{ID}	Differential			10	0 3	MΩ pF	
Z _{ICM}	Common-mode				6 1	TΩ pF	
OPEN-LOOF	GAIN						
٨	Onen leen veltere rein	$V_S = 16V, V_{CM} = V - (V -) + 0.1V < V_O < (V +) - 0.1V$	T = 40°C to 425°C	115	135	dB	
A _{OL}	Open-loop voltage gain	$V_S = 4V, V_{CM} = V_{-}$ $(V_{-}) + 0.1V < V_{0} < (V_{+}) - 0.1V$	T _A = -40°C to 125°C	104	125	dB	
FREQUENC	Y RESPONSE						
GBW	Gain-bandwidth product				1.1	MHz	
SR	Slew rate	V _S = 16V, G = +1, C _L = 20pF			4.5	V/µs	
		To 0.1%, $V_S = 16V$, $V_{STEP} = 10V$, G	· · · · · · · · · · · · · · · · · · ·		4		
t _S	Settling time	To 0.1%, V _S = 16V, V _{STEP} = 2V, G			2	μs	
-5		To 0.01%, V _S = 16V, V _{STEP} = 10V,			5		
		To 0.01%, $V_S = 16V$, $V_{STEP} = 2V$, G	G = +1, CL = 20pF		3		
	Phase margin	$G = +1, R_L = 10k\Omega, C_L = 20pF$			60	0	
	Overload recovery time	V _{IN} × gain > V _S			600	ns	
THD+N	Total harmonic distortion + noise	V _S = 16V, V _O = 1V _{RMS} , G = -1, f =	1kHz	0.00	28%		
OUTPUT						T	
			V _S = 16V, R _L = no load		3		
			V _S = 16V, R _L = 10kΩ		45 60		
	Voltage output swing from rail	Positive and negative rail	$V_S = 16V, R_L = 2k\Omega$		200 300	mV	
	•	headroom	V _S = 2.7V, R _L = no load		1		
			$V_S = 2.7V, R_L = 10k\Omega$		5 20	4	
			$V_S = 2.7V$, $R_L = 2k\Omega$		25 50		
sc	Short-circuit current				±80	mA	
C _{LOAD}	Capacitive load drive			See Small-Signal Oversh Char	noot vs Capacitive Loa acteristics section	d in the Typica	

TLV9104-Q1

JAJSUX8 – JUNE 2024



For V_S = (V+) – (V–) = 2.7 V to 16 V (±1.35 V to ±8 V) at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2, unless otherwise noted.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Z _O	Open-loop output impedance	= 1MHz, I _O = 0A			600		Ω
POWER SUPPLY							
1	Quiescent current per amplifier	1 - 00			115	150	μA
'Q	Quiescent current per ampliner	10 - 00	T _A = -40°C to 125°C			160	μΑ


Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SBOSAJ3


0


Product Folder Links: TLV9104-Q1

5.6 Typical Characteristics
















at T_A = 25°C, V_S = ±8V, V_{CM} = V_S / 2, R_{LOAD} = 10k Ω connected to V_S / 2, and C_L = 100pF (unless otherwise noted)




資料に関するフィードバック(ご意見やお問い合わせ)を送信

13




at T_A = 25°C, V_S = ±8V, V_{CM} = V_S / 2, R_{LOAD} = 10k Ω connected to V_S / 2, and C_L = 100pF (unless otherwise noted)



15





6 Detailed Description


6.1 Overview

The TLV910x-Q1 family (TLV9101-Q1, TLV9102-Q1, and TLV9104-Q1) is a family of 16V general purpose operational amplifiers.

These devices offer excellent DC precision and AC performance, including rail-to-rail input/output, low offset $(\pm 300 \mu V, typical)$, low offset drift $(\pm 0.6 \mu V/^{\circ}C, typical)$, and 1.1MHz bandwidth.

Wide differential and common-mode input-voltage range, high output current (±80mA), high slew rate (4.5V/µs), low power operation (120µA, typical), and shutdown functionality make the TLV910x-Q1 a robust, low-power, high-performance operational amplifier for industrial applications.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 EMI Rejection

The TLV910x-Q1 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques, and the TLV910x-Q1 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10MHz to 6GHz. 図 6-1 shows the results of this testing on the TLV910x-Q1. 表 6-1 shows the EMIRR IN+ values for the TLV910x-Q1 at particular frequencies commonly encountered in real-world applications. 表 6-1 lists applications that can be centered on or operated near the particular frequency shown. The EMI Rejection Ratio of Operational Amplifiers application report contains detailed information on the topic of EMIRR performance of op amps and is available for download from www.ti.com.




図 6-1. TLV910x-Q1 EMIRR Testing

表 6-1. TLV910x-Q1 EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	59.5dB
900MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6GHz), GSM, aeronautical mobile, UHF applications	68.9dB
1.8GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1GHz to 2GHz)	77.8dB
2.4GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2GHz to 4GHz)	78.0dB
3.6GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	88.8dB
5GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4GHz to 8GHz)	87.6dB

6.3.2 Phase Reversal Protection

The TLV910x-Q1 family has internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The TLV910x-Q1 is a rail-to-rail input op amp, therefore the common-mode range can extend up to the rails. Input signals beyond the rails do not cause phase reversal. Instead, the output limits into the appropriate rail. \boxtimes 6-2 shows this performance.

つせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TLV9104-Q1*




図 6-2. No Phase Reversal

6.3.3 Thermal Protection

The internal power dissipation of any amplifier causes the internal (junction) temperature to rise. This phenomenon is called *self heating*. The absolute maximum junction temperature of the TLV910x-Q1 is 150°C. Exceeding this temperature causes damage to the device. The TLV910x-Q1 has a thermal protection feature that prevents damage from self heating. The protection works by monitoring the temperature of the device and turning off the op amp output drive for temperatures above 140°C. 🗵 6-3 shows an application example for the TLV9101-Q1 that has significant self heating (154°C) because of the power dissipation (0.39W). Thermal calculations indicate that for an ambient temperature of 100°C, the device junction temperature must reach 154°C. The actual device, however, turns off the output drive to maintain a safe junction temperature. 🗵 6-3 shows how the circuit behaves during thermal protection. During normal operation, the device acts as a buffer so the output is 3V. When self heating causes the device junction temperature to increase above 140°C, the thermal protection forces the output to a high-impedance state and the output is pulled to ground through resistor RL.




図 6-3. Thermal Protection


English Data Sheet: SBOSAJ3


Product Folder Links: TLV9104-Q1



6.3.4 Capacitive Load and Stability

The TLV910x-Q1 features a resistive output stage capable of driving moderate capacitive loads, and by leveraging an isolation resistor, the device can easily be configured to drive large capacitive loads. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads (see \boxtimes 6-4 and \boxtimes 6-5). The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier is stable in operation.





☑ 6-5. Small-Signal Overshoot vs Capacitive Load (100mV Output Step, G = -1)

For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small (10 Ω to 20 Ω) resistor, R_{ISO}, in series with the output, as shown in \boxtimes 6-6. This resistor significantly reduces ringing and maintains DC performance for purely capacitive loads. However, if a resistive load is in parallel with the capacitive load, then a voltage divider is created, thus introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio R_{ISO} / R_L, and is generally negligible at low output levels. The high capacitive load drive of the TLV910x-Q1 is designed for applications like reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in \boxtimes 6-6 uses an isolation resistor, R_{ISO}, to stabilize the output of an op amp. R_{ISO} modifies the open-loop gain of the system for increased phase margin.




図 6-6. Extending Capacitive Load Drive With the TLV9101-Q1

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated

6.3.5 Common-Mode Voltage Range

The TLV910x-Q1 is a 16V, true rail-to-rail input operational amplifier with an input common-mode range that extends 100mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel and P-channel differential input pairs, as shown in \boxtimes 6-7. The N-channel pair is active for input voltages close to the positive rail, typically (V+) – 1V to 100mV above the positive supply. The P-channel pair is active for inputs from 100mV below the negative supply to approximately (V+) – 2V. There is a small transition region, typically (V+) –2V to (V+) – 1V in which both input pairs are on. This transition region can vary modestly with process variation, and within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance can be degraded compared to operation outside this region. To achieve best performance with the TLV910x-Q1 family, avoid this transition region when possible.




図 6-7. Rail-to-Rail Input Stage

21

English Data Sheet: SBOSAJ3

Product Folder Links: TLV9104-Q1



6.3.6 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful.

6-8 shows an illustration of the ESD circuits contained in the TLV910x-Q1 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




図 6-8. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

Copyright © 2024 Texas Instruments Incorporated

An ESD event is very short in duration and very high voltage (for example, 1kV, 100ns), whereas an EOS event is long duration and lower voltage (for example, 50V, 100ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressors (TVS) can be used to prevent damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.

6.3.7 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV910x-Q1 is approximately 1µs.

6.3.8 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier exhibits some amount of deviation from the expected value, like the input offset voltage of an amplifier. These deviations often follow *Gaussian* ("bell curve"), or *normal* distributions, and circuit designers can leverage this information to guardband a system, even when there is not a minimum or maximum specification in *Electrical Characteristics*.




図 6-9. Gaussian Distribution

 \boxtimes 6-9 shows an example distribution, where μ , or mu, is the mean of the distribution, and where σ , or sigma, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

23



thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from μ – σ to μ + σ).

Depending on the specification, values listed in the *typical* column of *Electrical Characteristics* are represented in different ways. As a general rule, if a specification naturally has a nonzero mean (for example, gain bandwidth), then the typical value is equal to the mean (μ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation (μ + σ) to most accurately represent the typical value.

You can use this chart to calculate approximate probability of a specification in a unit; for example, for TLV910x-Q1, the typical input voltage offset is $300\mu\text{V}$, so 68.2% of all TLV910x-Q1 devices are expected to have an offset from $-300\mu\text{V}$ to $+300\mu\text{V}$. At 4 σ ($\pm1200\mu\text{V}$), 99.9937% of the distribution has an offset voltage less than $\pm1200\mu\text{V}$, which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15.873 units.

Specifications with a value in the minimum or maximum column are specified by TI, and units outside these limits are removed from production material. For example, the TLV910x-Q1 family has a maximum offset voltage of 1.5mV at 25°C, and even though this corresponds to 5σ (≈1 in 1.7 million units), which is extremely unlikely, TI removes any unit with larger offset than 1.5mV from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guardband for your application, and design worst-case conditions using this value. For example, the 6σ value corresponds to about 1 in 500 million units, which is an extremely unlikely chance and can be an option as a wide guardband to design a system around. In this case, the TLV910x-Q1 family does not have a maximum or minimum for offset voltage drift, but based on \boxtimes 5-2 and the typical value of 0.6μ V/°C in *Electrical Characteristics*, the $6-\sigma$ value for offset voltage drift is about 3.6μ V/°C. When designing for worst-case system conditions, this value can be used to estimate the worst possible offset across temperature without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot specify the performance of a device. This information is intended to be used only to estimate the performance of a device.

6.4 Device Functional Modes

The TLV910x-Q1 has a single functional mode and is operational when the power-supply voltage is greater than 2.7V (±1.35V). The maximum power supply voltage for the TLV910x-Q1 is 16V (±8V).

つせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TLV9104-Q1*

7 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information

The TLV910x-Q1 family offers excellent DC precision and DC performance. These devices operate up to 16V supply rails and offer true rail-to-rail input/output, low offset voltage and offset voltage drift, as well as 1.1MHz bandwidth and high output drive. These features make the TLV910x-Q1 a robust, high-performance operational amplifier for high-voltage automotive applications.

7.2 Typical Applications

7.2.1 Low-Side Current Measurement

☑ 7-1 shows the TLV910x-Q1 configured in a low-side current sensing application. For a full analysis of the circuit shown in ☑ 7-1 including theory, calculations, simulations, and measured data, see TI Precision Design TIPD129, *OA to 1A Single-Supply Low-Side Current-Sensing Solution*.




図 7-1. TLV910x-Q1 in a Low-Side, Current-Sensing Application

7.2.1.1 Design Requirements

The design requirements for this design are:

Load current: 0A to 1AOutput voltage: 4.9V

Maximum shunt voltage: 100mV



7.2.1.2 Detailed Design Procedure

Use 式 1 to calculate the transfer function of the circuit in 図 7-1.

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain$$
 (1)

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0A to 1A. To keep the shunt voltage below 100mV at maximum load current, use $\gtrsim 2$ to calculate the largest shunt resistor allowed.

$$R_{SHUNT} = \frac{V_{SHUNT_MAX}}{I_{LOAD\ MAX}} = \frac{100\ mV}{1\ A} = 100\ m\Omega$$
 (2)

Using $\stackrel{\ \, }{\not \sim}$ 2, R_{SHUNT} is calculated to be 100mΩ. The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the TLV910x-Q1 to produce an output voltage of 0V to 4.9V. Use $\stackrel{\ \, }{\not \sim}$ 3 to calculate the gain required for the TLV910x-Q1 to produce the necessary output voltage is calculated using.

$$Gain = \frac{\left(V_{\text{OUT_MAX}} - V_{\text{OUT_MIN}}\right)}{\left(V_{\text{IN_MAX}} - V_{\text{IN_MIN}}\right)}$$
(3)

3 calculates the required gain as 49V/V, which is set with resistors R_F and R_G. ₹ 4 is used to size the resistors, R_F and R_G, to set the gain of the TLV910x-Q1 to 49V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)} \tag{4}$$

With R_F as 360k Ω , $\not \equiv 4$ calculates R_G as 7.5k Ω . This example has the R_F and R_G as 360k Ω and 7.5k Ω because these values are the standard resistor values that create a 49:1 ratio. Other resistors that create a 49:1 ratio can also be used. $\not \equiv 7-2$ shows the measured transfer function of the circuit shown in $\not \equiv 7-1$.

7.2.1.3 Application Curve




図 7-2. Low-Side, Current-Sense, Transfer Function

7.3 Power Supply Recommendations

The TLV910x-Q1 is specified for operation from 2.7V to 16V (±1.35V to ±8V), and many specifications apply from –40°C to 125°C.

Product Folder Links: TLV9104-Q1

やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated

注意

Supply voltages larger than 20V can permanently damage the device. See *Absolute Maximum Ratings* .

Place 0.1µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. See *Layout* for more information.

7.4 Layout

7.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp.
 Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in 🗵 7-4, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts due to moisture ingress into the plastic
 package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to
 remove moisture introduced into the device packaging during the cleaning process. A low temperature, post
 cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

7.4.2 Layout Example




図 7-3. Schematic Representation

Product Folder Links: TLV9104-Q1

資料に関するフィードバック(ご意見やお問い合わせ)を送信

27






図 7-4. Example Layout for VSSOP-8 (DGK) Package

8 Device and Documentation Support

8.1 Device Support

8.1.1 Development Support

8.1.1.1 TINA-TI™ (Free Software Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional DC, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

注

These files require that either the TINA software (from DesignSoft[™]) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

8.2 Documentation Support

8.2.1 Related Documentation

Texas Instruments, EMI Rejection Ratio of Operational Amplifiers application note

8.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

8.5 Trademarks

TINA-TI™ is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

TINA™ and DesignSoft™ are trademarks of DesignSoft, Inc.

テキサス・インスツルメンツ E2E[™] is a trademark of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

すべての商標は、それぞれの所有者に帰属します。

8.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Product Folder Links: TLV9104-Q1



9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES			
June 2024	*	Initial Release			

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TLV9104-Q1

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TLV9104QPWRQ1	Active	Production	TSSOP (PW) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9104PW
TLV9104QPWRQ1.A	Active	Production	TSSOP (PW) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9104PW

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV9104-Q1:

Catalog: TLV9104

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

NOTE: Qualified Version Definitions:

 $_{\bullet}$ Catalog - TI's standard catalog product



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated