





2.7 V TO 5.5 V 12-BIT PARALLEL DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN

FEATURES

- Single Supply 2.7-V to 5.5-V Operation
- ± 0.4 LSB Differential Nonlinearity (DNL), ±1.5 LSB Integral Nonlinearity (INL)
- 12-Bit Parallel Interface
- Compatible With TMS320 DSP
- **Internal Power On Reset**
- Settling Time 1 µs Typ
- **Low Power Consumption:**
 - 8 mW for 5-V Supply
 - 4.3 mW for 3-V Supply
- **Reference Input Buffers**
- **Voltage Output**
- **Monotonic Over Temperature**
- **Asynchronous Update**

APPLICATIONS

- **Battery Powered Test Instruments**
- **Digital Offset and Gain Adjustment**
- **Battery Operated/Remote Industrial Controls**
- **Machine and Motion Control Devices**
- **Cordless and Wireless Telephones**
- **Speech Synthesis**
- **Communication Modulators**
- **Arbitrary Waveform Generation**


DESCRIPTION

The TLV5619 is a 12-bit voltage output DAC with a microprocessor and TMS320 compatible parallel interface. The 12 data bits are double buffered so that the output can be updated asynchronously using the LDAC pin. During normal operation, the device dissipates 8 mW at a 5-V supply and 4.3 mW at a 3-V supply. The power consumption can be lowered to 50 nW by setting the DAC to power-down mode.

SLAS172F-DECEMBER 1997-REVISED FEBRUARY 2004

The output voltage is buffered by a ×2 gain rail-to-rail amplifier, which features a Class A output stage to improve stability and reduce settling time.

DW OR PW PACKAGE (TOP VIEW)



AVAILABLE OPTIONS

	PACKAGE	
T _A	SMALL OUTLINE (DW)	TSSOP (PW)
0°C to 70°C	TLV5619CDW	TLV5619CPW
40°C to 85°C	TLV5619IDW	TLV5619IPW
40°C to 125°C	TLV5619QDW	




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM



Terminal Functions

TERMINA	AL	1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
CS	18	I	Chip select
D0 (LSB)-D11 (MSB)	19, 20, 1-10	I	Parallel data input
GND	14		Ground
LDAC	16	I	Load DAC
OUT	13	0	Analog output
PD	15	I	When low, disables all buffer amplifier voltages to reduce supply current
REFIN	12	I	Voltage reference input
V_{DD}	11		Positive power supply
WE	17	I	Write enable



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		UNIT			
Supply voltage (V _{DD} to GND)		7 V			
Analog input voltage range		- 0.3 V to V _{DD} + 0.3 V			
Reference input voltage		- 0.3 V to V _{DD} + 0.3 V V _{DD} + 0.3 V - 0.3 V to V _{DD} + 0.3 V 0°C to 70°C			
Digital input voltage range to GND		- 0.3 V to V _{DD} + 0.3 V			
Operating free-air temperature range, T _A	TLV5619C	0°C to 70°C			
	TLV5619I	-40°C to 85°C			
	TLV5619Q	-40°C to 125°C			
Storage temperature range, T _{stg}	e range, T _{sta} -65°C to 150°C				
Lead temperature 1,6 mm (1/16 inch) from	case for 10 seconds	0°C to 70°C -40°C to 85°C -40°C to 125°C			

⁽¹⁾ Stresses beyond those listed under, absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under, recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
Supply voltage, V _{DD} (5-V Supply)			4.5	5	5.5	V
Supply voltage, V _{DD} (3-V Supply)			2.7	3	3.3	V
Lligh lovel digital input valtage V	DV _{DD} = 2.7 V		2			\/
High-level digital input voltage, V _{IH}	DV _{DD} = 5.5 V		2.4			V
	DV _{DD} = 2.7 V	DV _{DD} = 2.7 V			0.6	V
ow-level digital input voltage, V _{IL}	DV 55V	TLV5619C and TLV5619I			1	V
	$DV_{DD} = 5.5 V$	TLV5619Q		2.7 3 3.3 \\ 2 \\ 2.4 \\ 0.6 \\ 1 \\ 0.8 \\ 0 2.048 \\ 0 1.024 \\ V_{DD}-1.5 \\ 2 10 \\ 100 \\ 0 70 \\ 40 \\ 85 \\ 0 6		
Reference voltage, V _{ref} to REFIN terminal	(5-V Supply)		0	2.048	V _{DD} -1.5	V
Reference voltage, V _{ref} to REFIN terminal	(3-V Supply)	-	0	1.024	V _{DD} -1.5	V
Load resistance, R _L		•	2	10		kΩ
Load capacitance, C _L					100	pF
	TLV5619C	TLV5619C			70	
Operating free-air temperature, T _A	TLV5619I		40		85	°C
	TLV5619Q	•	40		125	



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, sdupply voltages, and reference voltages (unless otherwise noted)

STATIC	C DAC SPECIFICATIONS								
	PARAMETER		TEST CONDITIO	MIN	TYP	MAX	UNIT		
	Resolution		$V_{ref(REFIN)} = 2.048 \text{ V at 5 V, 1.0}$	024 V at 3 V	12			bits	
	Integral nonlinearity (INL)		V _{ref(REFIN)} = 2.048 V at 5 V, 1.024 V at 3 V,	See (1)		±1.5	±4	LSB	
	Differential nonlinearity (DNL)		V _{ref(REFIN)} = 2.048 V at 5 V, 1.024 V at 3 V,	See (2)		±0.4	±1	LSB	
E _{ZS}	Zero-scale error (offset error a	at zero scale)	V _{ref(REFIN)} = 2.048 V at 5 V, 1.024 V at 3 V,	See (3)		±3	±20	mV	
	Zero-scale-error temperature	coefficient	V _{ref(REFIN)} = 2.048 V at 5 V, 1.024 V at 3 V,	See (4)		3		ppm/°C	
E _G	Gain error		V _{ref(REFIN)} = 2.048 V at 5 V, 1.024 V at 3 V,	See (5)		±0.25	±0.5	% of FS voltage	
	Gain error temperature coeffic	eient	V _{ref(REFIN)} = 2.048 V at 5 V, 1.024 V at 3 V,	See (6)		1		ppm/°C	
PSRR	Zero scale		See ⁽⁷⁾ and ⁽⁸⁾			65		٩D	
FORK	Power-supply rejection ratio	Gain	Joee Wallu W			65		dB	

- The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.
- The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

- as a change in the digital input code. Zero-scale error is the deviation from zero voltage output when the digital input code is zero. Zero-scale-error temperature coefficient is given by: E_{ZS} $TC = [E_{ZS} (T_{max}) E_{ZS} (T_{min})]/V_{ref} \times 10^6/(T_{max} T_{min})$. Gain error is the deviation from the ideal output $(2 \times V_{ref} 1 \text{ LSB})$ with an output load of 10 k Ω excluding the effects of the zero-error. Gain temperature coefficient is given by: E_G $TC = [E_G(T_{max}) E_G(T_{min})]/V_{ref} \times 10^6/(T_{max} T_{min})$. Zero-scale-error rejection ratio (EZS-RR) is measured by varying the V_{DD} from 4.5 V to 5.5 V dc and measuring the proportion of this signal imposed on the zero-code output voltage.
- Gain-error rejection ratio (EG-RR) is measured by varying the V_{DD} from 4.5 V to 5.5 V dc and measuring the proportion of this signal

OUTPUT SPI	ECIFICATIONS							
	PARAMETER	TEST CONDITION	NS	MIN	TYP	MAX	UNIT	
Vo	Voltage output range	$R_L = 10 \text{ k}\Omega$		0		V _{DD} -0.4	V	
	Output load regulation accuracy	V _{O(OUT)} = 4.096 V, 2.048 V	$R_L = 2 k\Omega$		0.1	0.29	% of FS voltage	
1	Output short circuit source current	V _{O(OUT)} = 0 V, Full scale	5-V Supply		100		mA	
OSC(source)	Output short circuit source current	code	3-V Supply		25		IIIA	
1	Output source current	$R_1 = 100\Omega$	5-V Supply		10			
O(source)	Output source current	IN_ = 10022	3-V Supply		10		mA	



REFE	RENCE INPUT (REFIN)				
	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
V _{ref}	Reference input voltage	See (1)	0	V _{DD} -1.5	V
R _i	Reference input resistance		10		МΩ
Ci	Reference input capacitance		5		pF
	Reference feed through	REFIN = 1 V _{pp} at 1 kHz + 1.024 V dc (see ⁽²⁾)	60		dB
	Reference input bandwidth	REFIN = 0.2 V _{pp} + 1.024 V dc at -3 dB	1.4		MHz
DIGIT	AL INPUTS (D0-D11, CS, WE, LDAC	5, <u>PD</u>)	•		
I _{IH}	High-level digital input current	$V_I = V_{DD}$		1	μΑ
I _{IL}	Low-level digital input current	V _I = 0 V		1	μΑ
C _i	Input capacitance		8		pF

Reference input voltages greater than $V_{DD}/2$ will cause output saturation for large DAC codes. Reference feedthrough is measured at the DAC output with an input code = 0x000 and a $V_{ref(REFIN)}$ input = 1.024 V dc + 1 V_{pp} at 1 kHz.

POWER										
	PARAMETER			TEST COND	ITIONS		MIN	TYP	MAX	UNIT
	Dower ownship overest		No lood All	innuta O.V. or V	5-V S	Supply		1.6	3	A
I _{DD}	Power supply current		INO IOAU, AII	inputs 0 V or V _{DD}	3-V S	Supply		1.44	2.7	mA
	Power down supply curre	ent						0.01	10	μA
ANALOG	OUTPUT DYNAMIC PERFO	RMANC	E							
	PARAMETER			TEST CONDITIONS	S		MIN	TYP	MAX	UNIT
SR	SR Slew rate		v _{ref(RFFIN)} = 2.040 v, -		5-V Supply	8	12		V/µs	
	Olew rate	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			3-V Supply	6	9		V/µs	
t _s	Output settling time (full scale)	To ±0.5	To ±0.5 LSB, R_L = 10 kΩ, C_L = 100 pF, See ⁽¹⁾					1	3	μs
	Glitch energy	DIN = a	all 0s to all 1s					5		nV-s
S/N	Signal to noise	f _s = 480 f _{OUT} = 7) kSPS, BW = 1 kHz, R _L = 1	= 20 kHz, C _L = 100 p 0 kΩ , T _A = 25°C, Se	F, ee ⁽²⁾	5-V Supply	65	78		
C//N - D)	Cignal to paige a distortion	f _s = 480) kSPS, BW =	= 20 kHz, C ₁ = 100 p	F,	5-V Supply	58	67		
S/(N+D)	Signal to noise + distortion	f _{OUT} = 1	$f_{OUT} = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega, T_A = 25^{\circ}\text{C}, \text{ See }^{(2)}$ 3-V			3-V Supply	58	69		dB
	Total harmonic distortion		$_{S}$ = 480 kSPS, BW = 20 kHz, C _L = 100 pF, $_{DUT}$ = 1 kHz, R _L = 10 k Ω , T _A = 25°C, See $^{(2)}$					68	60	
	Spurious free dynamic range	f _s = 480 f _{OUT} = 1) kSPS, BW = 1 kHz, R _L = 1	= 20 kHz, C _L = 100 p 0 kΩ, T _A = 25°C, Sec	F, e ⁽²⁾		60	72		

 ⁽¹⁾ Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 32 to 4063 or 4063 to 32. Limits are ensured by design and characterization, but are not production tested.
 (2) 1 kHz sinewave generated by DAC, reference voltage = 1.024 V at 3 V and 2.048 V at 5 V.

TIMING REQUIREMENTS

DIGITAL INP	UTS				
		MIN	NOM	MAX	UNIT
t _{su(CS-WE)}	Setup time, $\overline{\text{CS}}$ low before positive $\overline{\text{WE}}$ edge	13			ns
t _{su(D)}	Setup time, data ready before positive WE edge	9			ns
t _{h(D)}	Hold time, data held after positive WE edge	0			ns
t _{su(WE-LD)}	Setup time, positive WE edge before LDAC low	0			ns
t _{wh(WE)}	Pulse width, WE high	25			ns
t _{w(LD)}	Pulse width, LDAC low	25	-		ns



PARAMETER MEASUREMENT INFORMATION





Figure 1. Timing Diagram



TYPICAL CHARACTERISTICS

MAXIMUM OUTPUT VOLTAGE



 R_L – Output Load – Ω Figure 2.

TOTAL HARMONIC DISTORTION vs




Figure 4.

MAXIMUM OUTPUT VOLTAGE





Figure 3.

TOTAL HARMONIC DISTORTION



TYPICAL CHARACTERISTICS (continued)

SIGNAL-TO-NOISE + DISTORTION




Figure 6.




Figure 7. Differential Nonlinearity




Figure 8. Integral Nonlinearity



TYPICAL CHARACTERISTICS (continued)

POWER DOWN SUPPLY CURRENT




Figure 9.



APPLICATION INFORMATION

DEFINITIONS OF SPECIFICATIONS AND TERMINOLOGY

Integral Nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

Differential Nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

Zero-Scale Error (E_{ZS})

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

Gain Error (E_G)

Gain error is the error in slope of the DAC transfer function.

Signal-to-Noise Ratio + Distortion (S/N+D)

S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

Spurious Free Dynamic Range (SFDR)

SFDR is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the fundamental signal and is expressed in decibels.



APPLICATION INFORMATION (continued)

LINEARITY, OFFSET, AND GAIN ERROR SUING SINGLE END SUPPLIES

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 10.




Figure 10. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero input code (all inputs 0) and full scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full scale code and the lowest code that produces a positive output voltage.

GENERAL FUNCTION

The TLV5619 is a 12-bit, single supply DAC, based on a resistor string architecture. It consists of a parallel interface, a power down control logic, a resistor string, and a rail-to-rail output buffer. The output voltage (full scale determined by reference) is given by:

$$2 REF \frac{CODE}{0x1000} [V]$$

Where REF is the reference voltage and CODE is the digital input value, range 0x000 to 0xFFF. A power on reset initially puts the internal latches to a defined state (all bits zero).



APPLICATION INFORMATION (continued)

PARALLEL INTERFACE

The device latches data on the positive edge of $\overline{\text{WE}}$. It must be enabled with $\overline{\text{CS}}$ low. $\overline{\text{LDAC}}$ low updates the DAC with the value in the holding latch. $\overline{\text{LDAC}}$ is an asynchronous input and can be held low, if a separate update is not necessary. However, to control the DAC using the load feature, $\overline{\text{LDAC}}$ can be driven low after the positive $\overline{\text{WE}}$ edge.




Figure 11. Proposed Interface Between TLV5619 and TMS320C2XX, 5X DSPs




Figure 12. Proposed Interface Between TLV5619 and TMS320C3X DSPs



APPLICATION INFORMATION (continued) TLV5619 INTERFACED TO TMS320C203 DSP

Hardware Interface

Figure 13 shows an example of the connection between the TLV5619 and the TMS320C203 DSP. The only other device that is needed in addition to the DSP and the DAC is the 74AC138 address decoding circuit. Using this configuration, the DAC address is 0x0084 within the I/O memory space of the TMS320C203.

 $\overline{\text{LDAC}}$ is held low so that the output voltage is updated with the rising $\overline{\text{WE}}$ edge. The power down mode is deactivated permanently by pulling $\overline{\text{PD}}$ to V_{DD} .




Figure 13. TLV5619 to TMS320C203 DSP Interface Connection

Software

No setup procedure is needed to access the TLV5619. The output voltage can be set using one command:

out data_addr, DAC_addr

Where data_addr points to the address location (in this example 0x0060) holding the new output voltage data and DAC addr is the I/O space address of the TLV5619 (in this example 0x0084).

The following code shows, how to use the timer of the TMS320C203 as a time base to generate a voltage ramp with the TLV5619. A timer interrupt is generated every 205 μ s. The corresponding interrupt service routine increments the output code (stored at 0x0060) for the DAC and writes the new code to the TLV5619. Only the 12 LSBs of the data in 0x0060 are used by the DAC, so that the resulting period of the saw waveform is:

• $t = 4096 \times 205 \text{ E-6 s} = 0.84 \text{ s}$



APPLICATION INFORMATION (continued) SOFTWARE LISTING

```
; File: ramp.asm
; Description: This program generates a ramp.
;----- I/O and memory mapped regs -----
           .include "regs.asm"
TLV5619
                0084h
            .equ
;----- vectors -----
           .ps
                 0h
            b
                 start
            b
                 INT1
                 INT23
            b
            b
                 TIM_ISR
*******************
* Main Program
*************
                1000h
            .ps
            .entry
start:
            ldp
                 #0 ; set data page to 0
; disable interrupts
                INTM ; disable maskable interrupts
            setc
            splk
                 #Offffh, IFR
                 #0004h,
            splk
                        IMR
; set up the timer
                 #0000h,
                        60h
            splk
            splk
                 #0042h,
                        61h
                 61h. PRD
            out
                 60h, TIM
            out
                 #0c2fh,
                        62h
            splk
                 62h, TCR
            out
; enable interrupts
            clrc INTM; enable maskable interrupts
; loop forever!
           idle
                    ; wait for interrupt
           b next
; all else fails stop here
              done ; hang there
           b
*******************
* Interrupt Service Routines
INT1:
                ; do nothing and return
       ret
INT23:
                ; do nothing and return
       ret
TIM_ISR:
     ; useful code
       add
              #1h ; increment accumulator
       sacl
               60h
```



APPLICATION INFORMATION (continued)

out 60h, TLV5619; write to DAC clrc intm; re-enable interrupts ret; return from interrupt .end

www.ti.com

30-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TLV5619CDW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV5619C
TLV5619CDW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV5619C
TLV5619CDWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV5619C
TLV5619CDWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV5619C
TLV5619CPW	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV5619
TLV5619CPW.A	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV5619
TLV5619CPWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV5619
TLV5619CPWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV5619
TLV5619IDW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV5619I
TLV5619IDW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV5619I
TLV5619IDWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV5619I
TLV5619IDWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV5619I
TLV5619IPW	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5619
TLV5619IPW.A	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5619
TLV5619IPWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5619
TLV5619IPWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5619
TLV5619QDWG4	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-	TLV5619Q
TLV5619QDWG4.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV5619Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV5619:

Enhanced Product: TLV5619-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV5619CDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
TLV5619CPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TLV5619IDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
TLV5619IPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com 23-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)				
TLV5619CDWR	SOIC	DW	20	2000	350.0	350.0	43.0				
TLV5619CPWR	TSSOP	PW	20	2000	350.0	350.0	43.0				
TLV5619IDWR	SOIC	DW	20	2000	350.0	350.0	43.0				
TLV5619IPWR	TSSOP	PW	20	2000	350.0	350.0	43.0				

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLV5619CDW	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLV5619CDW.A	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLV5619CPW	PW	TSSOP	20	70	530	10.2	3600	3.5
TLV5619CPW.A	PW	TSSOP	20	70	530	10.2	3600	3.5
TLV5619IDW	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLV5619IDW.A	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLV5619IPW	PW	TSSOP	20	70	530	10.2	3600	3.5
TLV5619IPW.A	PW	TSSOP	20	70	530	10.2	3600	3.5
TLV5619QDWG4	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLV5619QDWG4.A	DW	SOIC	20	25	506.98	12.7	4826	6.6



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated