TEXAS INSTRUMENTS

TLV522
JAJSC80 – MAY 2016

TLV522 デュアルNanoPower、500nA、RRIO CMOSオペアンプ

1 特長

- 比類のないコストパフォーマンス
- 広い電源電圧範囲: 1.7V～5.5V
- 低消費電流: 500nA
- 優れたオフセット電圧: 4mV (最大)
- 優れたTcVos: 1.5 µV/℃
- ゲイン帯域幅8kHz
- レール・ツー・レールの入出力(RRIO)
- ユニティ・ゲインで安定
- 低い入力バイアス電流: 1pA
- EMI強化
- 温度範囲-40℃～125℃
- 8ピンVSSOPパッケージ

2 アプリケーション

- 個人用の健康監視
- バッテリ・パック
- 太陽電池または環境発電システム
- PIR、煙、ガス、火災の検出システム
- バッテリ駆動のIOT (Internet of Things)デバイス
- リモート・センサ/ワイヤレス感知ノード
- ウェアラブル
- 血糖監視

3 概要

TLV522 500nAデュアルNanoPowerオペアンプは、TIのNanoPowerファミリのオペアンプの中でも最高のコストパフォーマンスを提供します。TLV522は、500nAの待機時消費電流から8kHzのゲイン帯域幅を提供するため、建造物の自動化やリモート感知ノードに使用されるバッテリ駆動のアプリケーションに最適です。CMOS入力ステージにより、I_{BIAS}が非常に低く、高インピーダンスのフォトダイオードや電荷感知アプリケーションなど、メガオーム・フィードバック抵抗トポロジで一般的に発生する誤差を低減できます。さらに、EMI保護が組み込まれているため、携帯電話、WiFi、ラジオ送信機、RFIDリーダーなどのソースから発生する不要なRF信号への感受性が低下しています。

TLV522は8ピンのVSSOP (MSOP)パッケージで提供され、-40℃～125℃で動作します。

製品情報(1)

型番	パッケージ	本体サイズ(公称)
TLV522	VSSOP (8)	3.00mm×3.00mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

NanoPower酸素センサ・アンプ

English Data Sheet: SNOSD27

目次

4 改訂履歴

日付	改訂内容	注
2016年5月	*	初版

5 Pin Configuration and Functions

8-Pin VSSOP
DGK Package
Top View

Pin Functions

PIN		I/O	DESCRIPTION
PIN	NAME		
1	OUT A	O	Channel A Output
2	–IN A	I	Channel A Inverting Input
3	+IN A	I	Channel A Non-Inverting Input
4	V–	P	Negative (lowest) power supply
5	+IN B	I	Channel B Non-Inverting Input
6	–IN B	I	Channel B Inverting Input
7	OUT B	O	Channel B Output
8	V+	P	Positive (highest) power supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) [1] [2] [3]

		MIN	MAX	UNIT
Supply voltage, V+ to V–		-0.3	6	V
Signal input pins	Voltage[2]	$V^- - 0.3$	$V^+ + 0.3$	V
	Current[2]	−10	10	mA
Output short current		Continuous[4]		
Junction temperature		−40	150	°C
Storage temperature, T_{stg}		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current-limited to 10 mA or less.
(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
(4) Short-circuit to V–.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins[1]	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins[2]	±250	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Ratings

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply Voltage ($V^+ - V^-$)	1.7		5.5	V
Specified Temperature	−40		125	°C

6.4 Thermal Information

	THERMAL METRIC[1]	TLV522 DGK (VSSOP) 8 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	182.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	73.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	104.1	
ψ_{JT}	Junction-to-top characterization parameter	13.7	
ψ_{JB}	Junction-to-board characterization parameter	102.5	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

$T_A = 25°C$, $V^+ = 3.3$ V, $V^- = 0$ V, $V_{CM} = V_O = V^+/2$, and $R_L > 1$ MΩ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
OFFSET VOLTAGE						
Input offset voltage (V_{OS})		$V_{CM} = 0.3$ V	−4	±1	4	mV
		$V_{CM} = 3$ V	−4	±1	4	
Drift (dV_{OS}/dT)				1.5		µV/°C
Power-Supply Rejection Ratio (PSRR)		$V^+ = 1.8$ V to 3.3 V, $V_{CM} = 0.3$ V	80	109		dB
INPUT VOLTAGE RANGE						
Common-Mode voltage range (V_{CM})		CMRR ≥ 62 dB	0		3.3	V
Common-Mode Rejection Ratio (CMRR)		0 V $< V_{CM} < 3.3$ V	62	90		dB
		0 V $< V_{CM} < 2.2$V		90		
INPUT BIAS CURRENT						
Input bias current (I_{BIAS})				±1		pA
Input offset current (I_{OS})				±0.1		
INPUT IMPEDANCE						
Differential				10^{13} ‖ 2.5		Ω ‖ pF
Common mode				10^{13} ‖ 2.5		
NOISE						
Input voltage noise density, f = 1 kHz (e_n)				300		nV/√Hz
Current noise density, f = 1 kHz (i_n)				65		fA√Hz
OPEN-LOOP GAIN						
Open-loop voltage gain (A_{OL})		$V^+ = 5$ V $R_L = 100$ kΩ to $V^+/2$, 0.5 V $< V_O < 4.5$ V	91	101		dB
OUTPUT						
Voltage output swing from positive rail		$V^+ = 1.8$ V, $R_L = 100$ kΩ to $V^+/2$		3	20	mV
Voltage output swing from negative rail		$V^+ = 1.8$ V, $R_L = 100$ kΩ to $V^+/2$		2	20	
Output current sourcing		Sourcing, $V^+ = 1.8$ V V_O to V^-, V_{IN}(diff) = 100 mV	1	3		mA
Output current sinking		Sinking, $V^+ = 1.8$ V V_O to V^+, V_{IN}(diff) = −100 mV	1	5		
FREQUENCY RESPONSE						
Gain-bandwidth product (GBWP)		$C_L = 20$ pF		8		kHz
Slew rate (SR)		G = +1, Rising edge, $1V_{p-p}$, $C_L = 20$ pF		3.6		V/ms
		G = +1, Falling edge, $1V_{p-p}$, $C_L = 20$ pF		3.7		
POWER SUPPLY						
Quiescent current per channel (I_Q)		$V_{CM} = 0.3$ V, $I_O = 0$		500	800	nA

(1) Refer to *Typical Characteristics*.

6.6 Typical Characteristics

T_A = 25 °C, V_{OUT} = V_{CM} = V_S/2, R_{LOAD} = 1 MΩ connected to V_S/2, and C_L = 20 pF, unless otherwise noted.

No Output Load V_{CM} = 0.3 V

Figure 1. Supply Voltage vs Supply Current per Channel, Low Vcm

No Output Load V_{CM} = (V+) – 0.3 V

Figure 2. Supply Voltage vs Supply Current per Channel, High Vcm

No Output Load

Figure 3. Supply Current vs Common Mode at 3.3 V

V_S = 3.3 V

Figure 4. Output Sinking Current vs Output Swing at 3.3 V

V_S = 3.3 V

Figure 5. Output Sourcing Current vs Output Swing at 3.3 V

Output set high (sourcing), shorted to V–

Figure 6. Output Short Circuit Current to V- vs Supply Voltage

Typical Characteristics (continued)

T_A = 25 °C, V_{OUT} = V_{CM} = V_S/2, R_{LOAD} = 1 MΩ connected to V_S/2, and C_L = 20 pF, unless otherwise noted.

Ouput set low (sinking), shorted to V+

Figure 7. Output Short Circuit Current to V+ vs Supply Voltage

V_S = 3.3 V T_A = 25°C

Figure 8. Input Bias Current vs Common Mode Voltage at 3.3 V

V_S = 3.3 V T_A = 85°C

Figure 9. Input Bias Current vs Common Mode Voltage at 3.3 V

V_S = 3.3 V T_A = 125°C

Figure 10. Input Bias Current vs Common Mode Voltage at 3.3 V

V_S = 5 V R_L = 100 kΩ C_L = 20 pF

Figure 11. Input Referred Voltage Noise

V_S = ±0.9 V R_L = 10 MΩ C_L = 20 pF
G = +1 V_{IN} = ±100 mV

Figure 12. Pulse Response, 200mVpp at 1.8 V

Typical Characteristics (continued)

T_A = 25 °C, V_{OUT} = V_{CM} = V_S/2, R_{LOAD} = 1 MΩ connected to V_S/2, and C_L = 20 pF, unless otherwise noted.

V_S = ±0.9 V	R_L = 10 MΩ	C_L = 20 pF
G = +1	V_{IN} = ±500mV	

Figure 13. Pulse Response, 1Vpp at 1.8V

V_S = ±2.5 V	R_L = 10 MΩ	C_L = 20 pF
G = +1	V_{IN} = ±100 mV	

Figure 14. Pulse Response, 200mVpp at 5V

V_S = ±2.5 V	R_L = 10 MΩ	C_L = 20 pF
G = +1	V_{IN} = ±1V	

Figure 15. Pulse Response, 2Vpp at 5V

V_S = 1.8 V	R_L = 100 kΩ	C_L = 20 pF

Figure 16. Gain and Phase vs Temperature at 1.8 V

V_S = 5 V	R_L = 100 kΩ	C_L = 20 pF

Figure 17. Gain and Phase vs Temperature at 5 V

|		
V_S = 1.8 V	R_L = 1 MΩ	C_L = 20 pF

Figure 18. Gain and Phase vs Temperature at 1.8 V

Typical Characteristics (continued)

T_A = 25 °C, V_{OUT} = V_{CM} = $V_S/2$, R_{LOAD} = 1 MΩ connected to $V_S/2$, and C_L = 20 pF, unless otherwise noted.

V_S = 5 V R_L = 1 MΩ C_L = 20 pF

**Figure 19. Gain and Phase vs
Temperature at 5 V**

V_S = 1.8 V R_L = 10 MΩ C_L = 20 pF

**Figure 20. Gain and Phase vs
Temperature at 1.8 V**

V_S = 5 V R_L = 10 MΩ C_L = 20 pF

**Figure 21. Gain and Phase vs
Temperature at 5 V**

7 Detailed Description

7.1 Overview

The TLV522 dual op amplifier is unity-gain stable and can operate on a single supply, making it highly versatile and easy to use.

The TLV522 is fully specified and tested from 1.7 V to 5.5 V. Parameters that vary significantly with operating voltages or temperature are shown in the *Typical Characteristics* curves.

7.2 Functional Block Diagram

7.3 Feature Description

The amplifier's differential inputs consist of a non-inverting input (IN+) and an inverting input (IN–). The device amplifies only the difference in voltage between the two inputs, which is called the differential input voltage. The output voltage of the op-amp V_{OUT} is given by Equation 1:

$$V_{OUT} = A_{OL} \ (IN^+ - IN^-) \tag{1}$$

where A_{OL} is the open-loop gain of the amplifier, typically around 100 dB.

7.4 Device Functional Modes

7.4.1 Rail-To-Rail Input

The input common-mode voltage range of the TLV522 extends to the supply rails. This is achieved with a complementary input stage — an N-channel input differential pair in parallel with a P-channel differential pair. The N-channel pair is active for input voltages close to the positive rail, typically (V+) – 800 mV to 200 mV above the positive supply, while the P-channel pair is on for inputs from 300 mV below the negative supply to approximately (V+) – 800 mV. There is a small transition region, typically (V+) – 1.2 V to (V+) – 0.8 V, in which both pairs are on. This 400 mV transition region can vary 200 mV with process variation. Within the 400 mV transition region PSRR, CMRR, offset voltage, offset drift, and THD may be degraded compared to operation outside this region.

7.4.2 Supply Current Changes Over Common Mode

Because of the ultra-low supply current, changes in common mode voltages will cause a noticeable change in the supply current as the input stages transition through the transition region, as shown in Figure 22 below.

Device Functional Modes (continued)

Figure 22. Supply Current Change Over Common Mode at 5 V

For the lowest supply current operation, keep the input common mode range between V- and 1 V below V+.

7.4.3 Design Optimization With Rail-To-Rail Input

In most applications, operation is within the range of only one differential pair. However, some applications can subject the amplifier to a common-mode signal in the transition region. Under this condition, the inherent mismatch between the two differential pairs may lead to degradation of the CMRR and THD. The unity-gain buffer configuration is the most problematic as it will traverse through the transition region if a sufficiently wide input swing is required.

7.4.4 Design Optimization for Nanopower Operation

When designing for ultra-low power, choose system components carefully. To minimize current consumption, select large-value resistors. Any resistors will react with stray capacitance in the circuit and the input capacitance of the operational amplifier. These parasitic RC combinations can affect the stability of the overall system. A feedback capacitor may be required to assure stability and limit overshoot or gain peaking.

When possible, use AC coupling and AC feedback to reduce static current draw through the feedback elements. Use film or ceramic capacitors since large electolytics may have static leakage currents in the tens to hundreds of nanoamps.

7.4.5 Common-Mode Rejection

The CMRR for the TLV522 is specified in two ways so the best match for a given application may be used. First, the CMRR of the device in the common-mode range below the transition region (V_{CM} < (V+) – 1.1 V) is given. This specification is the best indicator of the capability of the device when the application requires use of one of the differential input pairs. Second, the CMRR at V_S = 3.3 V over the entire common-mode range is specified.

7.4.6 Output Stage

The TLV522 output voltage swings 3 mV from rails at 3.3 V supply, which provides the maximum possible dynamic range at the output. This is particularly important when operating on low supply voltages.

The TLV522 Maximum Output Voltage Swing defines the maximum swing possible under a particular output load.

7.4.7 Driving Capacitive Load

The TLV522 is internally compensated for stable unity gain operation, with a 8 kHz typical gain bandwidth. However, the unity gain follower is the most sensitive configuration to capacitive load. The combination of a capacitive load placed directly on the output of an amplifier along with the amplifier's output impedance creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response will be under damped which causes peaking in the transfer and, when there is too much peaking, the op amp might start oscillating.

Device Functional Modes (continued)

In order to drive heavy (>50pF) capacitive loads, an isolation resistor, R_{ISO}, should be used, as shown in Figure 23. By using this isolation resistor, the capacitive load is isolated from the amplifier's output. The larger the value of R_{ISO}, the more stable the amplifier will be. If the value of R_{ISO} is sufficiently large, the feedback loop will be stable, independent of the value of C_L. However, larger values of R_{ISO} result in reduced output swing and reduced output current drive.


Figure 23. Resistive Isolation of Capacitive Load

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV522 is a ultra-low power operational amplifier that provides 8 kHz bandwidth with only 490 nA quiescent current, and near precision offset and drift specifications at a low cost. These rail-to-rail input and output amplifiers are specifically designed for battery-powered applications. The input common-mode voltage range extends to the power-supply rails and the output swings to within millivolts of the rails, maintaining a wide dynamic range.

## 8.2 Typical Application: 60 Hz Twin "T" Notch Filter

Figure 24. 60 Hz Notch Filter

8.2.1 Design Requirements

Small signals from transducers in remote and distributed sensing applications commonly suffer strong 60 Hz interference from AC power lines. The circuit of Figure 24 notches out the 60 Hz and provides a gain $A_V = 2$ for the sensor signal represented by a 1 kHz sine wave. Similar stages may be cascaded to remove 2nd and 3rd harmonics of 60 Hz. Thanks to the nA power consumption of the TLV522, even 5 such circuits can run for 9.5 years from a small CR2032 lithium cell. These batteries have a nominal voltage of 3 V and an end of life voltage of 2 V. With an operating voltage from 1.7 V to 5.5 V the TLV522 can function over this voltage range.

8.2.2 Detailed Design Procedure

The notch frequency is set by:

$$F_0 = 1 / 2\pi RC. \tag{2}$$

To achieve a 60 Hz notch use R = 10 MΩ and C = 270 pF. If eliminating 50 Hz noise, which is common in European systems, use R = 11.8 MΩ and C = 270 pF.

The Twin T Notch Filter works by having two separate paths from V_{IN} to the amplifier's input. A low frequency path through the series input resistors and another separate high frequency path through the series input capacitors. However, at frequencies around the notch frequency, the two paths have opposing phase angles and the two signals will tend to cancel at the amplifier's input.

Typical Application: 60 Hz Twin "T" Notch Filter (continued)

To ensure that the target center frequency is achieved and to maximize the notch depth (Q factor) the filter needs to be as balanced as possible. To obtain circuit balance, while overcoming limitations of available standard resistor and capacitor values, use passives in parallel to achieve the 2C and R/2 circuit requirements for the filter components that connect to ground.

To make sure passive component values stay as expected clean board with alcohol, rinse with deionized water, and air dry. Make sure board remains in a relatively low humidity environment to minimize moisture which may increase the conductivity of board components. Also large resistors come with considerable parasitic stray capacitance which effects can be reduced by cutting out the ground plane below components of concern.

Large resistors are used in the feedback network to minimize battery drain. When designing with large resistors, resistor thermal noise, op amp current noise, as well as op amp voltage noise, must be considered in the noise analysis of the circuit. The noise analysis for the circuit in Figure 24 can be done over a bandwidth of 2 kHz, which takes the conservative approach of overestimating the bandwidth (TLV522 typical GBW/A_V is lower). The total noise at the output is approximately 800 µVpp, which is excellent considering the total consumption of the circuit is only 900 nA. The dominant noise terms are op amp voltage noise , current noise through the feedback network (430 µVpp), and current noise through the notch filter network (280 µVpp). Thus the total circuit's noise is below 1/2 LSB of a 10-bit system with a 2 V reference, which is 1 mV.

8.2.3 Application Curve

**Figure 25. 60 Hz Notch Filter Waveform**

8.3 Do's and Don'ts

Do properly bypass the power supplies.

Do add series resistance to the output when driving capacitive loads, particularly cables, MUX and ADC inputs.

Do add series current limiting resistors and external schottky clamp diodes if input voltage is expected to exceed the supplies. Limit the current to 1 mA or less (1 KΩ per volt).

9 Power Supply Recommendations

The TLV522 is specified for operation from 1.7 V to 5.5 V (±0.85 V to ±2.75 V) over a –40°C to 125°C temperature range. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*.

CAUTION

Supply voltages larger than 6 V can permanently damage the device.

For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines it is suggested that 10 nF capacitors be placed as close as possible to the operational amplifier power supply pins. For single supply, place a capacitor between V$^+$ and V$^-$ supply leads. For dual supplies, place one capacitor between V$^+$ and ground, and one capacitor between V$^-$ and ground.

If your application expects signals above (> 1 kHz) we recommend you use extra supply filtering.

Extra filtering on the power supply input is recommended when presence of signals with frequency above one kHz (> 1 kHz) on the line is expected. Example of such signal sources are high-frequency switching supplies.

10 Layout

10.1 Layout Guidelines

The V+ pin should be bypassed to ground with a low ESR capacitor.

The optimum placement is closest to the V+ and ground pins.

Care should be taken to minimize the loop area formed by the bypass capacitor connection between V+ and ground.

The ground pin should be connected to the PCB ground plane at the pin of the device.

The feedback components should be placed as close to the device as possible to minimize strays.

There is an internal electrical connection between the exposed Die Attach Pad (DAP) and the V$^-$ pin. For best performance the DAP should be connected to the exact same potential as the V$^-$ pin. Do not use the DAP as the primary V$^-$ supply. Floating the DAP pad is not recommended. The DAP and V$^-$ pin should be joined directly as shown in the *Layout Example*.

10.2 Layout Example

Figure 26. Layout Example (Top View)

11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 開発サポート

TINA-TI SPICEベース・アナログ・シミュレータ・プログラム、http://www.ti.com/tool/tina-ti

DIPアダプタ評価モジュール、http://www.ti.com/tool/dip-adapter-evm

TIユニバーサル・オペアンプ評価モジュール、http://www.ti.com/tool/opampevm

TI FilterProフィルタ設計ソフトウェア、http://www.ti.com/tool/filterpro

11.2 ドキュメントのサポート

11.2.1 関連資料

関連資料については、以下を参照してください。

- 『AN-1798 Designing with Electro-Chemical Sensors (電気化学的センサを使用した設計)』、SNOA514
- 『AN-1803 Design Considerations for a Transimpedance Amplifier (トランスインピーダンス・アンプ設計の考慮事項)』、SNOA515
- 『AN-1852 Designing With pH Electrodes (pH電極を使用した設計)』、SNOA529
- 『Compensate Transimpedance Amplifiers Intuitively (トランスインピーダンス・アンプの直感的な補正)』、SBOA055
- 『Transimpedance Considerations for High-Speed Operational Amplifiers (高速オペアンプのトランスインピーダンスの考慮事項)』、SBOA112
- 『Noise Analysis of FET Transimpedance Amplifiers (FETトランスインピーダンス・アンプのノイズ解析)』、SBOA060
- 『Circuit Board Layout Techniques (基板のレイアウト技法)』、SLOA089
- 『Handbook of Operational Amplifier Applications (オペアンプ・アプリケーション・ハンドブック)』、SBOA092

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 商標

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 静電気放電に関する注意事項

これらのデバイスは、限定的なESD（静電破壊）保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防止するために、リード線同士をショートさせて おくか、デバイスを導電フォームに入れる必要があります。

11.6 Glossary

SLYZ022 — *TI Glossary*.
This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV522DGKR	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAU | SN | NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(SL, V522)
TLV522DGKR.B	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(SL, V522)
TLV522DGKT	Active	Production	VSSOP (DGK) | 8	250 | SMALL T&R	Yes	NIPDAU | SN | NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(SL, V522)
TLV522DGKT.B	Active	Production	VSSOP (DGK) | 8	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(SL, V522)

(1) Status: For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

5.05 / 4.75 TYP

A

PIN 1 INDEX AREA

1

3.1 / 2.9
NOTE 3

4

B

3.1 / 2.9
NOTE 4

8

6X 0.65

2X 1.95

5

8X 0.38 / 0.25

⊕ 0.13 Ⓜ C A B

C

⌒ 0.1 C

SEATING PLANE

SEE DETAIL A

0.23 / 0.13

0.25 GAGE PLANE

1.1 MAX

0°-8°

0.7 / 0.4

0.15 / 0.05

DETAIL A
TYPICAL

4214862/A   04/2023

PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

SYMM

8X (1.4)

(R0.05) TYP

8X (0.45)   1

8

SYMM

6X (0.65)

4

5

SEE DETAILS

(4.4)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.05 MAX
ALL AROUND

NON-SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.05 MIN
ALL AROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214862/A   04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

DGK0008A

SYMM
℄

(R0.05) TYP

8X (1.4)

8X (0.45)　1

8

SYMM
℄

6X (0.65)

4

5

(4.4)

SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A　04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.