
SLOS548-SEPTEMBER 2007

#### **FEATURES**

- Qualified for Automotive Applications
- Low Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Low Total Harmonic Distortion: 0.003% Typ
- High Input Impedance: JFET-Input Stage
- Latchup-Free Operation
- High Slew Rate: 13 V/µs Typ
- Common-Mode Input Voltage Range Includes V<sub>CC+</sub>



### **DESCRIPTION/ORDERING INFORMATION**

The TL082 JFET-input operational amplifier incorporates well-matched, high-voltage JFET and bipolar transistors in a monolithic integrated circuit. The device features high slew rates, low input bias and offset currents, and low offset-voltage temperature coefficient.

The I-suffix device is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C. The Q-suffix device is characterized for operation from  $-40^{\circ}$ C to  $125^{\circ}$ C.

### ORDERING INFORMATION(1)

TJ	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	SOIC – D Reel of 2500		TL082IDRQ1	TL082I	
-40°C to 125°C	SOIC - D	Reel of 2500	TL082QDRQ1	TL082Q	

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### **SYMBOL (EACH AMPLIFIER)**



### **SCHEMATIC (EACH AMPLIFIER)**



A. Component values shown are nominal.

V<sub>CC-</sub>

# TL082-Q1 JFET-INPUT OPERATIONAL AMPLIFIER

SLOS548-SEPTEMBER 2007

### ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			VALUE
V <sub>CC+</sub>	Supply voltage, positive <sup>(2)</sup>		18 V
V <sub>CC</sub> -	Supply voltage, negative <sup>(2)</sup>	-18 V	
$V_{ID}$	Differential input voltage (3)	±30 V	
VI	Input voltage (2)(4)	±15 V	
	Duration of output short circuit <sup>(5)</sup>	Unlimited	
	Continuous total power dissipation	(6)	
_	On another for a six to many another and	TL082I	-40°C to 85°C
T <sub>A</sub>	Operating free-air temperature range	TL082Q	-40°C to 125°C
$\theta_{JA}$	Package thermal impedance, junction to free air <sup>(7)</sup>		97°C/W
		Human-Body Model	1.5 kV (H1C)
	ESD rating <sup>(8)</sup>	Charged-Device Model	1.5 kV (C5)
		Machine Model	200 V (M3)
	Operating virtual junction temperature	150°C	
T <sub>stg</sub>	Storage temperature range	−65°C to 150°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values, except differential voltages, are with respect to the midpoint between  $V_{CC-}$  and  $V_{CC-}$
- 3) Differential voltages are at IN+ with respect to IN-.
- (4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
- (5) The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
- (6) Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is PD =  $(T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- (7) The package thermal impedance is calculated in accordance with JESD 51-7.
- (8) ESD protection level per JEDEC classifications JESD22-A114 (HBM), JESD22-A115 (MM), and JESD22-C101 (CDM).

## TL082-Q1 JFET-INPUT OPERATIONAL AMPLIFIER

SLOS548-SEPTEMBER 2007



### **ELECTRICAL CHARACTERISTICS**(1)

 $V_{CC\pm} = \pm 15 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(2)</sup>	MIN	TYP	MAX	UNIT
\/	Innut offeet veltege	V 0.B 50.0	25°C		3	6	m\/
V <sub>IO</sub>	Input offset voltage	$V_{O} = 0, R_{S} = 50 \Omega$	Full range			9	mV
$\alpha_{VIO}$	Temperature coefficient of input offset voltage	$V_{O} = 0, R_{S} = 50 \Omega$	Full range		18		μV/°C
	Input offset current <sup>(3)</sup>	V - 0	25°C		5	100	pА
I <sub>IO</sub>	input onset current	$V_{O} = 0$	Full range			20	nA
	Input bias current <sup>(3)</sup>	V 0	25°C		30	200	pА
I <sub>IB</sub>	input bias current	V <sub>O</sub> = 0	Full range			50	nA
V <sub>ICR</sub>	Common-mode input voltage range		25°C	±11	-12 to 15		٧
		$R_L = 10 \text{ k}\Omega$	25°C	±12	±13.5		
V <sub>OM</sub>	Maximum peak output voltage swing	R <sub>L</sub> ≥ 10 kΩ	Full range	±12			V
	vollago ovillig	$R_L \ge 2 k\Omega$	Full range	±10	±12		
۸	Large-signal differential voltage	V .40 V B > 2 kO	25°C	50	200		V/mV
A <sub>VD</sub>	amplification	$V_O = \pm 10 \text{ V}, \text{ R}_L \ge 2 \text{ k}\Omega$	Full range	15			V/IIIV
B1	Unity-gain bandwidth		25°C		3		MHz
rį	Input resistance		25°C		10 <sup>12</sup>		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}(min), V_O = 0, R_S = 50 \Omega$	25°C	75	86		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio $(\Delta V_{CC\pm}/\Delta V_{IO})$	$V_{CC} = \pm 15 \text{ V to } \pm 9 \text{ V},$ $V_{O} = 0, R_{S} = 50 \Omega$	25°C	80	86		dB
I <sub>CC</sub>	Supply current (per amplifier)	V <sub>O</sub> = 0, No load	25°C		1.4	2.8	mA
V <sub>O1</sub> /V <sub>O2</sub>	Crosstalk attenuation	A <sub>VD</sub> = 100	25°C		120		dB

 <sup>(1)</sup> All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified.
 (2) Full range for T<sub>A</sub> is -40°C to 85°C for I-suffix devices and -40°C to 125°C for Q-suffix devices.

### **OPERATING CHARACTERISTICS**

 $V_{CC\pm} = \pm 15 \text{ V}, T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST COI	MIN	TYP	MAX	UNIT	
SR	Slew rate at unity gain	$V_I = 10 \text{ V}, R_L = 2 \text{ k}\Omega, C_L = 1$	8	13		V/µs	
t <sub>r</sub>	Rise time	$V_I = 20 \text{ mV}, R_L = 2 \text{ k}\Omega, C_L =$		0.05		μs	
	Overshoot factor	$V_I = 20 \text{ mV}, R_L = 2 \text{ k}\Omega, C_L =$		20		%	
V	Equivalent input noise voltage	D 20 O	f = 1 kHz		18		nV/√ <del>Hz</del>
V <sub>n</sub>		$R_S = 20 \Omega$ $f = 10 Hz to 10 kHz$			4		μV
In	Equivalent input noise current	$R_S = 20 \Omega$ , $f = 1 \text{ kHz}$		0.01		pA/√ <del>Hz</del>	
THD	Total harmonic distortion	V <sub>Irms</sub> = 6 V, f = 1 kHz, AVD =	= 1, $R_S \le 1 \text{ k}\Omega$ , $R_L \ge 2 \text{ k}\Omega$		0.003		%

Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 14. Pulse techniques must be used that maintain the junction temperature as close to the ambient temperature as possible.



### PARAMETER MEASUREMENT INFORMATION




Figure 1.




Figure 2.




### TYPICAL CHARACTERISTICS

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the devices.

### **Table of Graphs**

			FIGURE
		vs Frequency	3, 4, 5
. /	Maximum made autout valtana	vs Free-air temperature	6
$V_{OM}$	Maximum peak output voltage	vs Load resistance	7
		vs Supply voltage	8
Δ.		vs Free-air temperature	9
$A_{VD}$	Large-signal differential voltage amplification	vs Frequency	10
P <sub>D</sub>	Total power dissipation	vs Free-air temperature	11
	Complex sourcest	vs Free-air temperature	12
I <sub>CC</sub>	Supply current	vs Supply voltage	13
I <sub>IB</sub>	Input bias current	vs Free-air temperature	14
	Large-signal pulse response	vs Time	15
Vo	Output voltage	vs Elapsed time	16
CMRR	Common-mode rejection ratio	vs Free-air temperature	17
V <sub>n</sub>	Equivalent input noise voltage	vs Frequency	18
THD	Total harmonic distortion	vs Frequency	19


### **MAXIMUM PEAK OUTPUT VOLTAGE**



f - Frequenc y - Hz


Figure 3.

### MAXIMUM PEAK OUTPUT VOLTAGE







# MAXIMUM PEAK OUTPUT VOLTAGE vs FREQUENCY




### MAXIMUM PEAK OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE



### MAXIMUM PEAK OUTPUT VOLTAGE




# MAXIMUM PEAK OUTPUT VOLTAGE vs






# LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION




# LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION




### Figure 10.







#### SUPPLY CURRENT vs FREE-AIR TEMPERATURE





**INPUT BIAS CURRENT** 




















# TOTAL HARMONIC DISTORTION VS FREQUENCY





### **APPLICATION INFORMATION**




Figure 20.




Figure 21.





Figure 22. Audio-Distribution Amplifier





A. These resistor values may be adjusted for a symmetrical output.

Figure 23. 100-kHz Quadrature Oscillator




Figure 24. Positive-Feedback Bandpass Filter

www.ti.com 24-Jul-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TL082IDRQ1	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL082I
TL082IDRQ1.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL082I
TL082QDRQ1	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL082Q
TL082QDRQ1.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL082Q
TL082QDRQ1.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL082Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

### PACKAGE OPTION ADDENDUM

www.ti.com 24-Jul-2025

#### OTHER QUALIFIED VERSIONS OF TL082-Q1:

Military : TL082M

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL082IDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL082QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL082IDRQ1	SOIC	D	8	2500	353.0	353.0	32.0
TL082QDRQ1	SOIC	D	8	2500	353.0	353.0	32.0



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated