- Very Low Power Consumption
- Power Dissipation With ±2-V Supplies 170 μW Typ
- Low Input Bias and Offset Currents
- Output Short-Circuit Protection
- Low Input Offset Voltage
- Internal Frequency Compensation
- Latch-Up-Free Operation
- Popular Dual Operational Amplifier Pinout


TL022M IS NOT RECOMMENDED FOR NEW DESIGNS

description

The TL022 is a dual low-power operational amplifier designed to replace higher power devices in many applications without sacrificing system performance. High input impedance, low supply currents, and low equivalent input noise voltage over a wide range of operating supply voltages result in an extremely versatile operational amplifier for use in a variety of analog applications including battery-operated circuits. Internal frequency compensation, absence of latch-up, high slew rate, and output short-circuit protection assure ease of use.

TL022M . . . JG PACKAGE TL022C...D OR P PACKAGE (TOP VIEW) 8 🛮 V_{CC} 10UT 7 1 20UT 1IN− 6 🛮 2IN-1IN+ 3 GND 5 1 2IN+ TL022M ... U PACKAGE (TOP VIEW) 10 ∏ NC NC 10UT[] 2 9 VCC+ 8 20UT 1IN−[3 7 2IN-1IN+[] 4 6 1 2IN+ V_{CC} -

symbol (each amplifier)




The TL022C is characterized for operation from 0°C to 70°C. The TL022M is characterized for operation over the full military temperature range of –55°C to 125°C.

AVAILABLE OPTIONS

	Viemay		PAC	KAGE	
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	CERAMIC DIP (JG)	PLASTIC DIP (P)	CERAMIC FLAT PACK (U)
0°C to 70°C	5 mV	TL022CD	_	TL022CP	_
-55°C to 125°C	5 mV	_	TL022MJG	_	TL022MU

The D package is available taped and reeled. Add the suffix R to the device type (i.e. TL022CDR).

schematic



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		TL022C	TL022M	UNIT
Supply voltage, V _{CC+} (see Note 1)		18	22	V
Supply voltage, V _{CC} – (see Note 1)		-18	-22	V
Differential input voltage (see Note 2)		±30	±30	V
Input voltage (any input, see Notes 1 and 3)		±15	±15	V
Duration of output short circuit (see Note 4)		unlimited	unlimited	
Continuous total dissipation		See Diss	pation Rating	Table
Operating free-air temperature range		0 to 70	-55 to 125	°C
Storage temperature range		-65 to 150		
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	JG or U package		300	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D or P package	260		°C

NOTES: 1. All voltage values, unless otherwise noted, are with respect to the midpoint between V_{CC+} and V_{CC-} .

- 2. Differential voltages are at IN+ with respect to IN-.
- 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
- 4. The output may be shorted to ground or either power supply. For the TL022M only, the unlimited duration of the short circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T _A	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
D	680 mW	5.8 mW/°C	33°C	464 mW	_
JG	680 mW	8.4 mW/°C	69°C	672 mW	210 mW
Р	680 mW	8.0 mW/°C	65°C	640 mW	_
U	675 mW	5.4 mW/°C	25°C	432 mW	135 mW



SLOS076 - SEPTEMBER 1973 - REVISED SEPTEMBER 1990

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V _{CC+}	5	15	V
Supply voltage, V _{CC} _	-5	-15	V

electrical characteristics at specified free-air temperature, $V_{CC\pm}$ = ± 15 V (unless otherwise noted)

	DADAMETED			٦	ΓL022C		٦	L022M		UNIT	
	PARAMETER	TEST CONDITION	IST	MIN	TYP	MAX	MIN	TYP	MAX	UNII	
\/	land offert veltage	$V_{O} = 0$,	25°C		1	5		1	5	\/	
VIO	Input offset voltage	$R_S = 50 \Omega$	Full range			7.5			6	mV	
li o	Input offset current	V _O = 0	25°C		15	80		5	40	nA	
lio	input onset current	VO = 0	Full range			200			100	IIA	
I _{IB}	Input bias current	V _O = 0	25°C		100	250		50	100	nA	
אוי	input bias current	10-0	Full range			400			250	ПА	
VICR	Common-mode input		25°C	±12	±13		±12	±13		V	
VICR	voltage range		Full range	±12			±12			v	
VO(PP)	Maximum peak-to-peak	$R_L = 10 \text{ k}\Omega$	25°C	20	26		20	26		V	
output voltage swing		$R_L \ge 10 \text{ k}\Omega$	Full range	20			20				
AVD	Large-signal differential	R _L ≥ 10 kΩ,	25°C	60	80		72	86		dB	
~VD	voltage amplification	V _O = ±10 V	Full range	60			66			<u> </u>	
B ₁	Unity-gain bandwidth		25°C		0.5			0.5		MHz	
CMRR	Common-mode rejection	V _{IC} = V _{ICR} min,	25°C	60	72		60	72		dB	
Civilata	ratio	$R_S = 50 \Omega$	Full range	60			60			uВ	
ksvs	Supply voltage sensitivity	$V_{CC} = \pm 9 \text{ V to } \pm 15 \text{ V},$	25°C		30	200		30	150	μV/V	
NSVS	(ΔΛΙΟ/ΦΛСС)	$R_S = 50 \Omega$	Full range			200			150	μν/ν	
V _n	Equivalent input noise voltage	$A_{VD} = 20 \text{ dB},$ B = 1 Hz, f = 1 kHz	25°C		50			50		nV/Hz	
los	Short-circuit output current		25°C		±6			±6		mA	
loo	Supply current (both	V _O = 0, No load	25°C		130	250		130	250	Δ	
ICC	amplifiers)	VO = 0, 140 10au	Full range			250			250	μΑ	
PD	Total dissipation	$V_O = 0$, No load	25°C		3.9	7.5		3.9	6	mW	
. ט	(both amplifiers)	140 load	Full range			7.5			6	11177	

[†] All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range for TL022C is 0°C to 70°C and for TL022M is -55°C to 125°C.

operating characteristics, $V_{CC\pm}$ = ± 15 V, T_A = $25^{\circ}C$

	PARAMETER		TEST CO	NDITIONS		MIN	TYP	MAX	UNIT
t _r	Rise time	Vı = 20 mV.	$R_L = 10 \text{ k}\Omega,$	C 100 pE	Soo Figuro 1	0.3		μs	
	Overshoot factor	V = 20 IIIV,		С[= 100 рг,	See Figure 1		5%		
SR	Slew rate at unity gain	V _I = 10 V,	$R_L = 10 \text{ k}\Omega$,	C _L = 100 pF,	See Figure 1		0.5		V/μs



PARAMETER MEASUREMENT INFORMATION




Figure 1. Rise Time, Overshoot Factor, and Slew Rate

TYPICAL CHARACTERISTICS

TOTAL POWER DISSIPATION vs




Figure 2

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TL022CD	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	0 to 70	TL022C
TL022CDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL022C
TL022CDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL022C
TL022CDRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	-	Call TI	Call TI	0 to 70	
TL022CP	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	TL022CP
TL022CP.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	TL022CP
TL022CPSR	Active	Production	SO (PS) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	T022
TL022CPSR.A	Active	Production	SO (PS) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	T022
TL022CPSRG4	Active	Production	SO (PS) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	T022

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TL022CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
L	TL022CPSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1

www.ti.com 23-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TL022CDR	SOIC	D	8	2500	356.0	356.0	35.0	
TL022CPSR	SO	PS	8	2000	356.0	356.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Ì	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ĺ	TL022CP	Р	PDIP	8	50	506	13.97	11230	4.32
İ	TL022CP.A	Р	PDIP	8	50	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated