









THVD1400, THVD1420 JAJSKV9B - DECEMBER 2020 - REVISED OCTOBER 2021

# THVD1400、THVD1420 小型パッケージ、±12kV IEC ESD 保護機能搭載、3.3V~ 5V、RS-485 トランシーバ

## 1 特長

- TIA/EIA-485A 規格の要件に適合またはそれを上回る
- 3V~5.5V の電源電圧
- 半二重 RS-422/RS-485
- データ・レート
  - THVD1400:500kbps
  - THVD1420:12Mbps
- バス I/O 保護
  - ±16kV HBM ESD
  - ±12kV IEC 61000-4-2 接触放電
  - ±15kV IEC 61000-4-2 エアギャップ放電
  - ±4kV IEC 61000-4-4 高速過渡バースト
  - ±16V のバス・フォルト保護 (バス・ピンの絶対最大 電圧)
- 小型で省スペースの 8 ピン SOT パッケージ (2.1mm × 1.2mm) も提供
  - 標準 SOIC-8 パッケージとの共存レイアウトについ ては、レイアウト例を参照
- 工業用拡張温度範囲に対応:-40℃~125℃
- 大きなヒステリシスによるレシーバのノイズ除去
- 低い消費電力
  - 低いスタンバイ時電源電流:1µA 未満
  - 動作中の静止電流:1.5mA (標準値)
- グリッチなしの電源オン/オフによる活線挿抜機能
- 開放、短絡、アイドル・バスのフェイルセーフ
- 1/8 単位負荷 (最大 256 のバス・ノード)

## 2 アプリケーション

- ファクトリ・オートメーション / 制御
- ビル・オートメーション
- グリッド・インフラストラクチャ
- モーター・ドライブ
- PD (パワー・デリバリー)
- 産業用輸送
- HVAC システム
- ビデオ監視
- スマート・メーター

## 概要

THVD1400 と THVD1420 は、産業用アプリケーション向 けの堅牢な半二重 RS-485 トランシーバです。 バスのピン は高レベルの IEC 接触放電 ESD への耐性があるため、 システム・レベルでの追加保護部品が不要です。


本デバイスは 3~5.5V の単電源で動作します。同相電圧 範囲が広く、バスのピンでの入力リークが小さいため、長 いケーブルを使用するマルチポイントのアプリケーションに 適しています。

THVD1400 と THVD1420 は、ドロップイン互換性がある 業界標準の8ピン SOIC パッケージと、業界をリードする 小型 SOT パッケージで供給されます。これらのデバイス は、周囲温度 -40℃~125℃での動作が規定されていま す。

## 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
THVD1400	SOT (8)	2.1mm × 1.2mm
THVD1420	SOIC (8)	4.90mm × 3.91mm

(1) 利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。





## **Table of Contents**

1 特長	1	7.3 Feature Description	13
2 アプリケーション		7.4 Device Functional Modes	
3 Revision History		8 Application Information Disclaimer	15
4 Pin Configuration and Functions		8.1 Application Information	15
5 Specifications		8.2 Typical Application	
5.1 Absolute Maximum Ratings		9 Power Supply Recommendations	19
5.2 ESD Ratings		10 Layout	<mark>2</mark> 1
5.3 ESD Ratings [IEC]		10.1 Layout Guidelines	21
5.4 Recommended Operating Conditions		10.2 Layout Example	21
5.5 Thermal Information		11 Device and Documentation Support	23
5.6 Power Dissipation Characteristics	<u>5</u>	11.1 Device Support	<mark>23</mark>
5.7 Electrical Characteristics		11.2 Receiving Notification of Documentation Up	dates 23
5.8 Switching Characteristics (THVD1400)		<b>11.3</b> サポート・リソース	23
5.9 Switching Characteristics (THVD1420)		11.4 Trademarks	23
5.10 Typical Characteristics		11.5 Electrostatic Discharge Caution	23
6 Parameter Measurement Information		11.6 Glossary	<mark>23</mark>
7 Detailed Description	13	12 Mechanical, Packaging, and Orderable	
7.1 Overview		Information	23
7.2 Functional Block Diagrams	13		
<b>G</b>			

# **3 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

C	hanges from Revision A (April 2021) to Revision B (October 2021)	Page
•	「 <i>特長</i> 」セクションで IEC ESD の接触放電定格を 8kV から 12kV に更新	1
•	Changed HBM rating for non-bus pins from 1kV to 4kV in the ESD Ratings table	4
•	Changed the IEC ESD contact rating for bus pins from 8kV to 12kV in the ESD Ratings [IEC] tab	le4
•	Updated the V <sub>IH</sub> max specification for the logic input pins from V <sub>CC</sub> to 5.5 V in the <i>Recommended</i>	d Operating
	Conditions table	<mark>5</mark>
•	Updated IEC ESD Contact rating from 8 kV to 12 kV in the Features Description section	13
•	Updated IEC ESD Contact rating from 8 kV to 12 kV in the Transient Protection section	17
_	hannes from Povinian * (Pasambar 2020) to Povinian A (Amril 2024)	Dawa
_	hanges from Revision * (December 2020) to Revision A (April 2021)	Page
	「 <i>特長</i> 」に「レイアウト例を参照」を追加	
•	「製品情報」表の THVD1420 から「事前情報」の注記を削除	1
•	Added ⊠ 5-7, 図 5-8 and 図 5-9	9
•	Added test conditions for ⊠ 5-1, ⊠ 5-2, ⊠ 5-4 and ⊠ 5-5.	9
	Added 🗵 10-2	21



# **4 Pin Configuration and Functions**




図 4-1. SOIC-8 (D), SOT-8 (DRL) Package, Top View

## 表 4-1. Pin Functions

PIN		- 1/0	DESCRIPTION	
NAME	NO.	- 1/O	DESCRIPTION	
R	1	Digital output	Receive data output	
RE	2	Digital input	Digital input Receiver enable, active low (internal 2-MΩ pull-up)	
DE	3	Digital input	Driver enable, active high (internal 2-MΩ pull-down)	
D	4	Digital input	Driver data input	
GND	5	Ground	Device ground	
Α	6	Bus input/output	Bus I/O port, A (complementary to B)	
В	7	Bus input/output	Bus I/O port, B (complementary to A)	
V <sub>CC</sub>	8	Power	3.3-V to 5-V supply	



## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted (see (1))

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.5	7	V
VL	Input voltage at any logic pin (D, DE or RE)	-0.3	5.7	V
V <sub>A</sub> , V <sub>B</sub>	Voltage at A or B inputs	-16	16	V
Io	Receiver output current	-24	24	mA
TJ	Junction temperature		170	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

## 5.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	Bus terminals (A, B) and GND	±16,000	V
V		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	All other pins	±4,000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>		±1,500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 5.3 ESD Ratings [IEC]

			VALUE	UNIT
	Electrostatic discharge	IEC 61000-4-2 ESD (Contact Discharge), bus terminals and GND	±12,000	
V <sub>(ESD)</sub>	Electrostatic discharge	IEC 61000-4-2 ESD (Air-Gap Discharge), bus terminals and GND	±15,000	V
	Electrostatic discharge	IEC 61000-4-4 EFT (Fast transient or burst), bus terminals and GND	±4,000	

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

## **5.4 Recommended Operating Conditions**

		MIN	NOM	MAX	UNIT
Supply voltage		3	5	5.5	V
Differential input voltage				12	V
Input voltage at any bus terminal <sup>(1)</sup>		-7		12	V
High-level input voltage (driver, driver-ena	ble, and receiver-enable inputs)	2		5.5	V
Low-level input voltage (driver, driver-enal	_ow-level input voltage (driver, driver-enable, and receiver-enable inputs)			0.8	V
Output ourront	Driver	-60		60	mA
Output current	Receiver	-8		8	
Differential load resistance		54	60		Ω
Signaling rate: THVD1400				500	kbps
Signaling rate: THVD1420				12	Mbps
Junction temperature		-40		150	°C
Operating ambient temperature		-40		125	°C
Thermal shutdown threshold (temperature	Thermal shutdown threshold (temperature rising)		170		°C
Thermal shutdown hysteresis			15		°C
	Differential input voltage Input voltage at any bus terminal <sup>(1)</sup> High-level input voltage (driver, driver-enal Low-level input voltage (driver, driver-enal Output current Differential load resistance Signaling rate: THVD1400 Signaling rate: THVD1420 Junction temperature Operating ambient temperature Thermal shutdown threshold (temperature	Differential input voltage Input voltage at any bus terminal <sup>(1)</sup> High-level input voltage (driver, driver-enable, and receiver-enable inputs)  Low-level input voltage (driver, driver-enable, and receiver-enable inputs)  Output current  Driver Receiver  Differential load resistance  Signaling rate: THVD1400  Signaling rate: THVD1420  Junction temperature  Operating ambient temperature  Thermal shutdown threshold (temperature rising)	Supply voltage   3	Supply voltage   3   5	Supply voltage   3   5   5.5

<sup>(1)</sup> The algebraic convention in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

#### 5.5 Thermal Information

		THVD1400, THVD1420			
	THERMAL METRIC <sup>(1)</sup>	DRL (SOT)	D (SOIC)	UNIT	
		8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	112.2	126.0	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	28.4	66.2	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	22.1	69.4	°C/W	
ΨЈТ	Junction-to-top characterization parameter	1.2	18.7	°C/W	
ΨЈВ	Junction-to-board characterization parameter	22.0	68.7	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 5.6 Power Dissipation Characteristics

	PARAMETER		TEST CONDITIONS	VALUE	UNIT
$P_{D} \begin{tabular}{ll} Power dissipation, driver and receiver enabled, $V_{CC}$ = 5.5 V, $T_{A}$ = $125^{\circ}C$, 50% duty cycle square-wave signal at maximum signaling rate (THVD1400) \\ \hline Power dissipation, driver and receiver enabled, $V_{CC}$ = 5.5 V, $T_{A}$ = $125^{\circ}C$, 50% duty cycle square-wave signal at maximum signaling rate (THVD1420) \\ \hline \end{tabular}$	1 '	Unterminated	$R_L = 300 \Omega, C_L = 50 pF$	145	
	RS-422 load	RL = 100 Ω, CL = 50 pF	175	mW	
	signal at maximum signaling rate	RS-485 load	RL = 54 $\Omega$ , CL = 50 pF	235	
		Unterminated	$R_L = 300 \Omega, C_L = 50 pF$	175	
		RS-422 load	$R_L = 100 \Omega, C_L = 50 pF$	200	mW
	signal at maximum signaling rate	RS-485 load	$R_L = 54 \Omega, C_L = 50 pF$	250	

<sup>(2)</sup> Operation is specified for internal (junction) temperatures up to 150°C. Self-heating due to internal power dissipation should be considered for each application. Maximum junction temperature is internally limited by the thermal shut-down (TSD) circuit which disables the driver outputs when the junction temperature reaches 170°C.



## **5.7 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Driver							
		R <sub>L</sub> = 60 Ω, -7 V ≤ V <sub>test</sub> ≤ 12 V		1.5	2		
	Driver differential-output voltage	RL = 60 Ω, -7 V ≤ Vtest ≤ 12 V, 4.5 V ≤ Vcc ≤ 5.5 V	See 図 6-1	2.1	3		
V <sub>OD</sub>	magnitude	R <sub>L</sub> = 100 Ω, C <sub>L</sub> = 50 pF		2	2.5		V
		R <sub>L</sub> = 54 Ω, C <sub>L</sub> = 50 pF	See 図 6-2	1.5	2		
		$R_L = 54 \Omega, 4.5 V \le V_{cc} \le 5.5 V$		2.1	3		
Δ V <sub>OD</sub>	Change in magnitude of driver differential-output voltage			-50		50	mV
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage	$R_L$ = 54 Ω or 100 Ω, $C_L$ = 50 pF	See 図 6-2	1	V <sub>CC</sub> / 2	3	V
ΔV <sub>OC</sub>	Change in differential driver common-mode output voltage			-50		50	mV
V <sub>OC(PP)</sub>	Peak-to-peak driver common- mode output voltage	$R_L = 54 \Omega$ , $C_L = 50 pF$ , $V_{CC} = 5 V$	See 図 6-2		520		mV
V <sub>OC(PP)</sub>	Peak-to-peak driver common- mode output voltage	$R_L = 54 \Omega$ , $C_L = 50 pF$ , $V_{CC} = 3.3 V$	See 図 6-2		250		mV
I <sub>os</sub>	Driver short-circuit output current	DE = $V_{CC}$ , -7 V $\leq$ [ $V_A$ or $V_B$ ] $\leq$ 12 V, or A pin shorted to B pin		-250		250	mA
Receiver	r			'		'	
	Bus input current (driver	DE - 0.V.V 0.V.or.E.E.V.	V <sub>I</sub> = 12 V		75	100	
I <sub>I</sub>	disabled)	DE = 0 V, V <sub>CC</sub> = 0 V or 5.5 V	V <sub>I</sub> = -7 V	-97	-70	100	μA
V <sub>IT+</sub>	Positive-going receiver differential-input voltage threshold				-70	-45	mV
V <sub>IT</sub>	Negative-going receiver differential-input voltage threshold	-7 V ≤ V <sub>CM</sub> ≤ 12 V		-200	-150		mV
V <sub>HYS</sub> <sup>(1)</sup>	Receiver differential-input voltage threshold hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )			30	50		mV
V <sub>OH</sub>	Receiver high-level output voltage	I <sub>OH</sub> = -4 mA		V <sub>CC</sub> - 0.4	V <sub>CC</sub> - 0.2		V
V <sub>OL</sub>	Receiver low-level output voltage	I <sub>OL</sub> = 4 mA			0.2	0.4	V
l <sub>oz</sub>	Receiver high-impedance output current	$V_{O} = 0 \text{ V or } V_{CC}, RE = V_{CC}$		-1		1	μA
Logic	<u>'</u>						
I <sub>IN</sub>	Input current (D, DE, RE)			-5		5	μA
Supply	1						

## **5.7 Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN TYP	MAX	UNIT
			Both driver and receiver enabled	DE = V <sub>CC</sub> , RE = 0, no load	1500	1800	
		V <sub>CC</sub> = 3.6	Driver enabled and receiver disabled		1000	1500	μА
		V	Driver disabled and receiver enabled	DE = 0, RE = 0, no load	700	900	
Icc	Supply current (quiescent)		Both driver and receiver disabled	DE = 0 , RE = V <sub>CC</sub> , no load	0.1	1	
		V <sub>CC</sub> = 5.5	Driver and receiver enabled	DE = V <sub>CC</sub> , RE = 0, no load	1700	3000	
			Driver enabled, receiver disabled		1300	2500	
			Driver disabled, receiver enabled	DE = 0, RE = 0, no load	800	1000	μA
			Both driver and receiver disabled	DE = 0, RE = V <sub>CC</sub> , no load	0.1	1	

<sup>(1)</sup> Under any specific conditions,  $V_{IT+}$  is specified to be at least  $V_{HYS}$  higher than  $V_{IT-}$ .

## 5.8 Switching Characteristics (THVD1400)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	MIN	TYP	MAX	UNIT	
Driver		•					
t <sub>r</sub> , t <sub>f</sub>	Driver differential output rise and fall times			200	400	600	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Driver propagation delay	See 🗵 6-3			250	500	ns
t <sub>SK(P)</sub>	Driver pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>	1				15	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Driver disable time				80	200	ns
	Driver enable time	Receiver enabled	See 図 6-4 and 図 6-5		200	650	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Driver enable time	Receiver disabled			4	10	μs
Receiver						•	
t <sub>r</sub> , t <sub>f</sub>	Receiver output rise and fall times				13	20	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Receiver propagation delay time	See 🗵 6-6			60	110	ns
t <sub>SK(P)</sub>	Receiver pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>	1				7	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Receiver disable time		0   0 7		30	60	ns
t <sub>PZL(1)</sub> ,		Driver enabled	── See 図 6-7		60	150	ns
$t_{PZH(1)}$ $t_{PZL(2)}$ , $t_{PZH(2)}$	Receiver enable time	Driver disabled	See ☑ 6-8		4	10	μs

## 5.9 Switching Characteristics (THVD1420)

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CO	MIN	TYP	MAX	UNIT	
Driver							
t <sub>r</sub> , t <sub>f</sub>	Driver differential output rise and fall times				15	25	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Driver propagation delay	See 図 6-3		20	38	ns	
t <sub>SK(P)</sub>	Driver pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>					3.5	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Driver disable time				15	38	ns
	Driver enable time	Receiver enabled	See 図 6-4 and 図 6-5		15	70	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Driver enable unie	Receiver disabled			4	10	μs
Receiver							

## 5.9 Switching Characteristics (THVD1420) (continued)

over operating free-air temperature range (unless otherwise noted)


PARAMETER		TEST CO	MIN	TYP	MAX	UNIT	
t <sub>r</sub> , t <sub>f</sub>	Receiver output rise and fall times				10	16	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Receiver propagation delay time	See 図 6-6		40	75	ns	
t <sub>SK(P)</sub>	Receiver pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>					5	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Receiver disable time		- See 図 6-7		15	25	ns
t <sub>PZL(1)</sub> ,		Driver enabled	- See ⊠ 6-7		25	170	ns
t <sub>PZH(1)</sub> t <sub>PZL(2)</sub> , t <sub>PZH(2)</sub>	Receiver enable time	Driver disabled	See 図 6-8		4	10	μs

## **5.10 Typical Characteristics**






## **5.10 Typical Characteristics (continued)**






## **6 Parameter Measurement Information**



## 図 6-1. Measurement of Driver Differential Output Voltage With Common-Mode Load










図 6-2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load






#### 図 6-3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays





## 図 6-4. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down Load









図 6-5. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load







## 図 6-6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays







図 6-7. Measurement of Receiver Enable/Disable Times With Driver Enabled






図 6-8. Measurement of Receiver Enable Times With Driver Disabled

Submit Document Feedback


Copyright © 2021 Texas Instruments Incorporated

## 7 Detailed Description

#### 7.1 Overview

The THVD1400 is a low-power, half-duplex RS-485 transceiver suitable for data transmission up to 500 kbps. The THVD1420 is a low-power, half-duplex RS-485 transceiver suitable for data transmission up to 12 Mbps.

## 7.2 Functional Block Diagrams



## 7.3 Feature Description

Internal ESD protection circuits protect the transceiver against Electrostatic Discharges (ESD) according to IEC 61000-4-2 of up to ±12 kV (Contact Discharge), ±15 kV (Air Gap Discharge) and against electrical fast transients (EFT) according to IEC 61000-4-4 of up to ±4 kV.

#### 7.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case, the differential output voltage defined as  $V_{OD} = V_A - V_B$  is positive. When D is low, the output states reverse, B turns high, A becomes low, and  $V_{OD}$  is negative.

When DE is low, both outputs turn high-impedance. In this condition, the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground; thus, when left open, the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to  $V_{CC}$ , thus, when left open while the driver is enabled, output A turns high and B turns low.

INPUT	ENABLE	ООТІ	PUTS	FUNCTION			
D	DE	A B		1 SHOTION			
Н	Н	Н	L	Actively drive bus high			
L	Н	L	Н	Actively drive bus low			
Х	L	Z	Z	Driver disabled			
Х	OPEN	Z	Z	Driver disabled by default			
OPEN	Н	Н	L	Actively drive bus high by default			

表 7-1. Driver Function Table

When the receiver enable pin,  $\overline{RE}$ , is logic low, the receiver is enabled. When the differential input voltage defined as  $V_{ID} = V_A - V_B$  is positive and higher than the positive input threshold,  $V_{IT+}$ , the receiver output, R, turns high. When  $V_{ID}$  is negative and lower than the negative input threshold,  $V_{IT-}$ , the receiver output, R, turns low. If  $V_{ID}$  is between  $V_{IT+}$  and  $V_{IT-}$  the output is indeterminate.

When  $\overline{RE}$  is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of  $V_{ID}$  are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).



## 表 7-2. Receiver Function Table

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION
$V_{ID} = V_A - V_B$	RE	R	FONCTION
V <sub>IT+</sub> < V <sub>ID</sub>	L	Н	Receive valid bus high
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT}$	L	L	Receive valid bus low
Х	Н	Z	Receiver disabled
Х	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output



## 8 Application Information Disclaimer

#### Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

#### 8.1 Application Information

The THVD1400 is a half-duplex RS-485 transceiver commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for the configuration of different operating modes.

## 8.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor,  $R_T$ , whose value matches the characteristic impedance,  $Z_0$ , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




図 8-1. Typical RS-485 Network With Half-Duplex Transceivers

#### 8.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

#### 8.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 300 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.



#### 8.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in  $\pm 1$ .

$$L_{(STUB)} \le 0.1 \times t_r \times v \times c \tag{1}$$

#### where

- t<sub>r</sub> is the 10/90 rise time of the driver
- c is the speed of light (3 × 10<sup>8</sup> m/s)
- v is the signal velocity of the cable or trace as a factor of c

#### 8.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k $\Omega$ . Because the THVD1400 consists of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible.

#### 8.2.1.4 Receiver Failsafe

The differential receivers of the THVD1400 are failsafe to invalid bus states caused by the following:

- · Open bus conditions, such as a disconnected connector
- · Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input  $V_{ID}$  is more positive than 200 mV, and must output a low when  $V_{ID}$  is more negative than -200 mV. The receiver parameters which determine the failsafe performance are  $V_{IT+}$ ,  $V_{IT-}$ , and  $V_{HYS}$  (the separation between  $V_{IT+}$  and  $V_{IT-}$ ). As shown in the *Receiver Function Table*, differential signals more negative than -200 mV always causes a low receiver output, and differential signals more positive than 200 mV always causes a high receiver output.

When the differential input signal is close to zero, it is still above the  $V_{IT+}$  threshold, and the receiver output is high. Only when the differential input is more than  $V_{HYS}$  below  $V_{IT+}$  does the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value,  $V_{HYS}$ , as well as the value of  $V_{IT+}$ .

#### 8.2.1.5 Transient Protection

The bus pins of the THVD1400 transceiver family include on-chip ESD protection against  $\pm 16$ -kV HBM and  $\pm 12$ -kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance,  $C_{(S)}$ , and 78% lower discharge resistance,  $R_{(D)}$ , of the IEC model produce significantly higher discharge currents than the HBM model.




図 8-2. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. Designers may choose to implement protection against longer duration transients, typically referred to as surge transients.

EFTs are generally caused by relay-contact bounce or the interruption of inductive loads. Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

⊠ 8-3 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left hand diagram shows the relative pulse-power for a 0.5-kV surge transient and 4-kV EFT transient, both of which dwarf the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are representative of events that may occur in factory environments in industrial and process automation.

The right hand diagram shows the pulse-power of a 6-kV surge transient, relative to the same 0.5-kV surge transient. 6-kV surge transients are most likely to occur in power generation and power-grid systems.




図 8-3. Power Comparison of ESD, EFT, and Surge Transients

In the event of surge transients, high-energy content is characterized by long pulse duration and slow decaying pulse power. The electrical energy of a transient that is dumped into the internal protection cells of a transceiver is converted into thermal energy, which heats and destroys the protection cells, thus destroying the transceiver. 

8-4 shows the large differences in transient energies for single ESD, EFT, surge transients, and an EFT pulse train that is commonly applied during compliance testing.




図 8-4. Comparison of Transient Energies

## 8.2.2 Detailed Design Procedure

In order to protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary. 図 8-5 suggests a protection circuit against 1 kV surge (IEC 61000-4-5) transients. 表 8-1 shows the associated bill of materials.





図 8-5. Transient Protection Against Surge Transients for Half-Duplex Devices

**DEVICE FUNCTION ORDER NUMBER MANUFACTURER** XCVR ΤI THVD1400 RS-485 transceiver R1 CRCW0603010RJNEAHP Vishay 10-Ω, pulse-proof thick-film resistor R2 Bidirectional 400-W transient suppressor **TVS** CDSOT23-SM712 Bourns

表 8-1. Bill of Materials

#### 8.2.3 Application Curves



 $\boxtimes$  8-6. THVD1400 waveforms at 500 kbps,  $V_{CC}$  = 5V

## 9 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100 nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple



present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

### 10 Layout

## 10.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against surge transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design.

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- 2. Use V<sub>CC</sub> and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply 100-nF to 220-nF decoupling capacitors as close as possible to the V<sub>CC</sub> pins of transceiver, UART and/or controller ICs on the board.
- 5. Use at least two vias for V<sub>CC</sub> and ground connections of decoupling capacitors and protection devices to minimize effective via inductance.
- 6. Use  $1-k\Omega$  to  $10-k\Omega$  pull-up and pull-down resistors for enable lines to limit noise currents in these lines during transient events.
- 7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- 8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.

## 10.2 Layout Example




図 10-1. Layout Example for SOIC package






図 10-2. Layout Example for Co-layout of SOIC (D) and SOT (DRL)

## 11 Device and Documentation Support

## 11.1 Device Support

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

31-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
THVD1400DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1400
THVD1400DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1400
THVD1400DRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1400
THVD1400DRG4.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1400
THVD1400DRLR	Active	Production	SOT-5X3 (DRL)   8	4000   LARGE T&R	Yes	Call TI   Sn	Level-1-260C-UNLIM	-40 to 125	T400
THVD1400DRLR.A	Active	Production	SOT-5X3 (DRL)   8	4000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	T400
THVD1420DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1420
THVD1420DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1420
THVD1420DRLR	Active	Production	SOT-5X3 (DRL)   8	4000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	T420
THVD1420DRLR.A	Active	Production	SOT-5X3 (DRL)   8	4000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	T420

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 31-Oct-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO PI BO BO Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THVD1400DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THVD1400DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THVD1400DRLR	SOT-5X3	DRL	8	4000	180.0	8.4	2.75	1.9	0.8	4.0	8.0	Q3
THVD1420DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THVD1420DRLR	SOT-5X3	DRL	8	4000	180.0	8.4	2.75	1.9	0.8	4.0	8.0	Q3



www.ti.com 24-Jul-2025




#### \*All dimensions are nominal

7 till dillitoriolorio di o riorimital							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THVD1400DR	SOIC	D	8	2500	353.0	353.0	32.0
THVD1400DRG4	SOIC	D	8	2500	353.0	353.0	32.0
THVD1400DRLR	SOT-5X3	DRL	8	4000	210.0	185.0	35.0
THVD1420DR	SOIC	D	8	2500	353.0	353.0	32.0
THVD1420DRLR	SOT-5X3	DRL	8	4000	210.0	185.0	35.0



PLASTIC SMALL OUTLINE




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not accord 0.45 mercage side.
- exceed 0.15 mm per side.
- 4. Reference JEDEC Registration MO-293, Variation UDAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日:2025 年 10 月