SGLS126A - JULY 2002 - REVISED FEBRUARY 2003

#### features

- Controlled Baseline
   One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree<sup>†</sup>
- High-Speed 6 MSPS ADC
- 4 Single-Ended or 2 Differential Inputs
- Simultaneous Sampling of 4 Single-Ended Signals or 2 Differential Signals or Combination of Both
- Differential Nonlinearity Error: ±1 LSB
- Integral Nonlinearity Error: ±1.8 LSB
- Signal-to-Noise and Distortion Ratio: 68 dB at f<sub>I</sub> = 2 MHz
- Auto-Scan Mode for 2, 3, or 4 Inputs
- 3-V or 5-V Digital Interface Compatible
- Low Power: 216 mW Max
- 5-V Analog Single Supply Operation

<sup>†</sup> Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

#### description

The THS1206 is a CMOS, low-power, 12-bit, 6 MSPS analog-to-digital converter (ADC). The speed, resolution, bandwidth, and single-supply operation are suited for applications in radar,

imaging, high-speed acquisition, and communications. A multistage pipelined architecture with output error correction logic provides for no missing codes over the full operating temperature range. Internal control registers are used to program the ADC into the desired mode. The THS1206 consists of four analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured to single-ended or differential inputs. An integrated 16 word deep FIFO allows the storage of data in order to take the load off of the processor connected to the ADC. Internal reference voltages for the ADC (1.5 V and 3.5 V) are provided.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



- Internal Voltage References . . . 50 PPM/°C and ±5% Accuracy
- Glueless DSP Interface
- Parallel µC/DSP Interface
- Integrated FIFO
- Available in TSSOP Package

#### applications

- Radar Applications
- Communications
- Control Applications
- High-Speed DSP Front-End
- Selected Military Applications

D0 [ 1 32 ] AINP D1 [ 2 31 ] AINM D2 [ 3 30 ] BINP D3 [ 4 29 ] BINM D4 [ 5 28 ] REFIN D5 [ 6 27 ] REFOUT BV <sub>DD</sub> [ 7 26 ] REFP BGND [ 8 25 ] REFM D6 [ 9 24 ] AGND D7 [ 10 23 ] AV <sub>DD</sub> D8 [ 11 22 ] CS0 D9 [ 12 21 ] CS1 D10/RA0 [ 13 20 ] WR (R/W) D11/RA1 [ 14 19 ] RD CONV_CLK (CONVST) [ 15 18 ] DV <sub>DD</sub>		DA PACI (TOP V		-
	D1 D2 D3 D4 D5 BV <sub>DD</sub> BGND D6 D7 D8 D9 D10/RA0 D11/RA1	$\begin{bmatrix} 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \end{bmatrix}$	<ul> <li>31</li> <li>30</li> <li>29</li> <li>28</li> <li>27</li> <li>26</li> <li>25</li> <li>24</li> <li>23</li> <li>22</li> <li>21</li> <li>20</li> <li>19</li> </ul>	AINM BINP BINM REFIN REFOUT REFM AGND AV <sub>DD</sub> CS0 CS1 CS1 WR (R/W) RD

SGLS126A - JULY 2002 - REVISED FEBRUARY 2003

#### description (continued)


An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application. Two different conversion modes can be selected. In single conversion mode, a single and simultaneous conversion of up to four inputs can be initiated by using the single conversion start signal (CONVST). The conversion clock in single conversion mode is generated internally using a clock oscillator circuit. In continuous conversion mode, an external clock signal is applied to the CONV CLK input of the THS1206. The internal clock oscillator is switched off in continuous conversion mode.

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		PACKAGE <sup>†</sup> ORDERABLE PART NUMBER	
–55°C to 125°C	TSSOP – DA	Tape and reel	THS1206MDAREP	THS1206MEP

<sup>†</sup> Package drawings, standard packing guantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### functional block diagram





#### **Terminal Functions**

TERMINAL			
NAME	NO.	I/O	DESCRIPTION
AINP	32	Ι	Analog input, single-ended or positive input of differential channel A
AINM	31	Ι	Analog input, single-ended or negative input of differential channel A
BINP	30	Ι	Analog input, single-ended or positive input of differential channel B
BINM	29	Ι	Analog input, single-ended or negative input of differential channel B
AVDD	23	Ι	Analog supply voltage
AGND	24	Ι	Analog ground
BV <sub>DD</sub>	7	Ι	Digital supply voltage for buffer
BGND	8	Ι	Digital ground for buffer
CONV_CLK (CONVST)	15	I	Digital input. This input is used to apply an external conversion clock in continuous conversion mode. In single conversion mode, this input functions as the conversion start (CONVST) input. A high to low transition on this input holds simultaneously the selected analog input channels and initiates a single conversion of all selected analog inputs.
CS0	22	Ι	Chip select input (active low)
CS1	21	Ι	Chip select input (active high)
DATA_AV	16	0	Data available signal, which can be used to generate an interrupt for processors and as a level information of the internal FIFO. This signal can be configured to be active low or high and can be configured as a static level or pulse output. See Table 14.
DGND	17	I	Digital ground. Ground reference for digital circuitry.
DV <sub>DD</sub>	18	I	Digital supply voltage
D0 – D9	1–6, 9–12	I/O/Z	Digital input, output; D0 = LSB
D10/RA0	13	I/O/Z	Digital input, output. The data line D10 is also used as an address line (RA0) for the control register. This is required for writing to the control register 0 and control register 1. See Table 8.
D11/RA1	14	I/O/Z	Digital input, output (D11 = MSB). The data line D11 is also used as an address line (RA1) for the control register. This is required for writing to control register 0 and control register 1. See Table 8.
REFIN	28	I	Common-mode reference input for the analog input channels. It is recommended that this pin be connected to the reference output REFOUT.
REFP	26	I	Reference input, requires a bypass capacitor of $10 \mu\text{F}$ to AGND in order to bypass the internal reference voltage. An external reference voltage at this input can be applied. This option can be programmed through control register 0. See Table 9.
REFM	25	I	Reference input, requires a bypass capacitor of $10 \mu\text{F}$ to AGND in order to bypass the internal reference voltage. An external reference voltage at this input can be applied. This option can be programmed through control register 0. See Table 9.
REFOUT	27	0	Analog fixed reference output voltage of 2.5 V. Sink and source capability of 250 $\mu$ A. The reference output requires a capacitor of 10 $\mu$ F to AGND for filtering and stability.
RD†	19	I	The $\overline{\text{RD}}$ input is used only if the $\overline{\text{WR}}$ input is configured as a write only input. In this case, it is a digital input, active low as a data read select from the processor. See timing section.
<del>WR</del> (R/ <del>W</del> )†	20	I	This input is programmable. It functions as a read-write input R/W and can also be configured as a write-only input WR, which is active low and used as data write select from the processor. In this case, the RD input is used as a read input from the processor. See timing section.

<sup>+</sup> The start-conditions of RD and WR (R/W) are unknown. The first access to the ADC has to be a write access to initialize the ADC.



SGLS126A – JULY 2002 – REVISED FEBRUARY 2003

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage range, DGND to DV <sub>DD</sub> BGND to BV <sub>DD</sub> AGND to AV <sub>DD</sub>	–0.3 V to 6.5 V
Analog input voltage range	
Reference input voltage	
Digital input voltage range	88
Operating virtual junction temperature range, TJ	
Operating free-air temperature range, T <sub>A</sub>	–55°C to 125°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C	T <sub>A</sub> = 125°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C‡	POWER RATING	POWER RATING	POWER RATING
DA	1453 mW	11.62 mW/°C	930 mW	756 mW	291 mW

<sup>‡</sup> This is the inverse of the traditional junction-to-ambient thermal resistance (R<sub>0JA</sub>). Thermal resistances are not production tested and are for informational purposes only.

#### recommended operating conditions

#### power supply

		MIN	NOM	MAX	UNIT
	AVDD	4.75	5	5.25	
Supply voltage	DV <sub>DD</sub>	3	3.3	5.25	V
	BV <sub>DD</sub>	3	3.3	5.25	

#### analog and reference inputs

	MIN	NOM	MAX	UNIT
Analog input voltage in single-ended configuration	VREFM		VREFP	V
Common-mode input voltage V <sub>CM</sub> in differential configuration	1	2.5	4	V
External reference voltage, VREFP (optional)		3.5	AV <sub>DD</sub> -1.2	V
External reference voltage, V <sub>REFM</sub> (optional)	1.4	1.5		V
Input voltage difference, REFP – REFM		2		V

#### digital inputs

		MIN	NOM	MAX	UNIT
	BV <sub>DD</sub> = 3.3 V	2			V
High-level input voltage, V <sub>IH</sub>	BV <sub>DD</sub> = 5.25 V	2.6		MAX 0.6 0.6 5000 5000 125	V
	BV <sub>DD</sub> = 3.3 V			0.6	V
Low-level input voltage, VIL	BV <sub>DD</sub> = 5.25 V			0.6 0.6 6 5000 5000	V
Input CONV_CLK frequency	$DV_{DD} = 3 V \text{ to } 5.25 V$	0.1		6	MHz
CONV_CLK pulse duration, clock high, tw(CONV_CLKH)	$DV_{DD} = 3 V \text{ to } 5.25 V$	80	83	5000	ns
CONV_CLK pulse duration, clock low, tw(CONV_CLKL)	DV <sub>DD</sub> = 3 V to 5.25 V	80	83	5000	ns
Operating free-air temperature, TA		-55		125	°C



# electrical characteristics over recommended operating conditions, $V_{REF}$ = internal (unless otherwise noted)

#### digital specifications

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
Digita	l inputs	<u>.</u>					
Ι <sub>ΙΗ</sub>	High-level input current	DV <sub>DD</sub> = digital	inputs	-50		50	μΑ
۱ <sub>IL</sub>	Low-level input current	Digital input = 0	V	-50		50	μΑ
Ci	Input capacitance				5		pF
Digita	l outputs						
	I Park the set of the set			BV <sub>DD</sub> -0.5			N
Vон	High-level output voltage		BV <sub>DD</sub> = 3.3 V,	BV <sub>DD</sub> -0.5			V
		I <sub>OH</sub> = -50 μA	$BV_{DD} = 5 V$			0.4	N
VOL	Low-level output voltage					0.4	V
IOZ	High-impedance-state output current	CS1 = DGND,	CS0 = DVDD	-10		10	μA
CO	Output capacitance				5		pF
CL	Load capacitance at databus D0 – D11					30	pF

#### dc specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution		12			Bits
Accura	су		-			
	Integral nonlinearity, INL				±1.8	LSB
	Differential nonlinearity, DNL				±1	LSB
	0//	After calibration in single-ended mode		20		LSB
	Offset error	After calibration in differential mode	-20		20	LSB
	Gain error	tion12It onlinearity, INL $\pm 1.4$ ntial nonlinearity, DNL $\pm 1.4$ errorAfter calibration in single-ended mode20After calibration in differential mode $-20$ 20After calibration in differential mode $-20$ 20apacitance $-20$ 20apacitance15beakage currentVAIN = VREFM to VREFP $\pm 10$ reference $1.3$ $1.5$ $1.3$ rey, VREFP $1.3$ $1.5$ $1.3$ rature coefficient $50$ $100$ $50$ nce noise $100$ $100$ $100$ rey, REFOUT $2.3$ $2.5$ $2.7$ supply current $AV_{DD} = 5 V$ , $BV_{DD} = DV_{DD} = 3.3 V$ $36$ $40$	20	LSB		
Analog	input					
	Input capacitance			15		pF
	Input leakage current	VAIN = VREFM to VREFP			±10	μA
Internal	voltage reference					
	Accuracy, VREFP		3.3	3.5	3.7	V
	Accuracy, VREFM		1.3	1.5	1.7	V
	Temperature coefficient			50		PPM/°C
	Reference noise			100		μV
	Accuracy, REFOUT		2.3	2.5	2.7	V
Power s	supply					
IDDA	Analog supply current	$AV_{DD} = 5 V$ , $BV_{DD} = DV_{DD} = 3.3 V$		36	40	mA
IDDD	Digital supply voltage	$AV_{DD} = 5 \text{ V}, \text{ BV}_{DD} = \text{DV}_{DD} = 3.3 \text{ V}$		0.5	1	mA
IDDB	Buffer supply voltage	$AV_{DD} = 5 V, BV_{DD} = DV_{DD} = 3.3 V$		1.5	4	mA
IDD_P	Supply current in power-down mode	$AV_{DD} = 5 V, BV_{DD} = DV_{DD} = 3.3 V$			10	mA
	Power dissipation	$AV_{DD} = 5 V, DV_{DD} = BV_{DD} = 3.3 V$		186	216	mW
	Power dissipation in power down	AV <sub>DD</sub> = 5 V, DV <sub>DD</sub> = BV <sub>DD</sub> = 3.3 V		30		mW

<sup>†</sup>Not production tested.



SGLS126A – JULY 2002 – REVISED FEBRUARY 2003

# electrical characteristics over recommended operating conditions, $V_{REF}$ = internal, $f_s$ = 6 MHz, $f_I$ = 2 MHz at –1dBFS (unless otherwise noted)

#### ac specifications, $AV_{DD}$ = 5 V, $BV_{DD}$ = $DV_{DD}$ = 3.3 V, $C_L$ < 30 pF

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
0.0.14.5		Differential mode	63	65		dB
SINAD	Signal-to-noise ratio + distortion	Single-ended mode (see Note 1)		64		dB
		Differential mode	64	69		dB
SNR	Signal-to-noise ratio	Single-ended mode (see Note 1)		68		dB
TUD	Total because in distantian	Differential mode		-70	-67	-ID
THD	Total harmonic distortion	Single-ended mode		-68		dB
ENOB	<b></b>	Differential mode	10.17	11		Bits
(SNR)	Effective number of bits	Single-ended mode (see Note 1)		10.4		Bits
		Differential mode	67	71		dB
SFDR	Spurious free dynamic range	Single-ended mode		69		dB
Analog	Input		-			
	Full-power bandwidth with a source impedance of 150 $\Omega$ in differential configuration.	FS sinewave, -3 dB		96		MHz
	Full-power bandwidth with a source impedance of 150 $\Omega$ in single-ended configuration.	FS sinewave, –3 dB		54		MHz
	Small-signal bandwidth with a source impedance of 150 $\Omega$ in differential configuration.	100 mVpp sinewave, -3 dB		96		MHz
	Small-signal bandwidth with a source impedance of 150 $\Omega$ in single-ended configuration.	100 mVpp sinewave, –3 dB		54		MHz
	The OND (ENOD) and OINAD is the second of the isally					

NOTE 1: The SNR (ENOB) and SINAD is degraded typically by 2 dB in single-ended mode when the reading of data is asynchronous to the sampling clock.

#### timing specifications, $AV_{DD} = 5 V$ , $BV_{DD} = DV_{DD} = 3.3 V$ , $V_{REF} =$ internal, $C_L < 30 pF$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> d(DATA_AV)	Delay time			5		ns
<sup>t</sup> d(o)	Delay time			5		ns
<sup>t</sup> pipe	Latency			5		CONV CLK



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t <sub>C</sub>	Clock cycle of the internal clock oscillator		159	167	175	ns	
		1 analog input	1.5×t <sub>C</sub>			ns	
		2 analog inputs	2.5×t <sub>C</sub>				
t <sub>1</sub>	Pulse width, CONVST	3 analog inputs	3.5×t <sub>C</sub>				
		4 analog inputs	4.5×t <sub>C</sub>				
<sup>t</sup> dA	Aperture time			1		ns	
		1 analog input	2×t <sub>C</sub>				
L	Time hot was a construction start of simple conversion	2 analog inputs	3×t <sub>C</sub>			ns	
t <sub>2</sub>	Time between consecutive start of single conversion	3 analog inputs	4×t <sub>C</sub>			ns	
		4 analog inputs	5×t <sub>C</sub>				
		1 analog input, TL = 1			6×t <sub>C</sub>	ns ns	
	Delay time, DATA_AV becomes active for the trigger	2 analog inputs, $TL = 2$			7×t <sub>C</sub>		
	level condition: TRIG0 = 0, TRIG1 = 0	3 analog inputs, $TL = 3$			8×t <sub>C</sub>		
		4 analog inputs, $TL = 4$			9×t <sub>C</sub>		
		1 analog input, TL = 4			$3 \times t_2 + 6 \times t_c$		
• · · - · - · · · · ·	Delay time, DATA_AV becomes active for the trigger	2 analog inputs, TL = 4			$t_2 + 7 \times t_c$	ns	
<sup>t</sup> d(DATA_AV)	level condition: TRIG0 = 1, TRIG1 = 0	3 analog inputs, TL = 6			t₂ +8×t <sub>c</sub>	ns	
		4 analog inputs, TL = 8			t <sub>2</sub> +9×t <sub>C</sub>	115	
		1 analog input, TL = 8	7×t2 +6×t <sub>C</sub>		$7 \times t_2 + 6 \times t_c$	20	
	Delay time, DATA_AV becomes active for the trigger	2 analog inputs, TL = 8			$3 \times t_2 + 7 \times t_c$	ns	
	level condition: TRIG0 = 0, TRIG1 = 1	3 analog inputs, TL = 9			$2 \times t_2 + 8 \times t_c$	20	
		4 analog inputs, TL = 12			$2 \times t_2 + 9 \times t_c$	ns ;	
	Delay time DATA AV becomes estive for the trianer	1 analog input, TL = 14			13×t <sub>2</sub> +6×t <sub>C</sub>	200	
<sup>t</sup> d(DATA_AV)	Delay time, DATA_AV becomes active for the trigger level condition: TRIG0 = 1, TRIG1 = 1	2 analog inputs, TL = 12			$5 \times t_2 + 7 \times t_c$	ns	
		3 analog inputs, TL = 12			$3 \times t_2 + 8 \times t_c$	ns	

# timing specification of the single conversion mode<sup>†</sup>

<sup>†</sup> Timing parameters are ensured by design but are not tested.



#### detailed description

#### reference voltage

The THS1206 has a built-in reference, which provides the reference voltages for the ADC. VREFP is set to 3.5 V and VREFM is set to 1.5 V. An external reference can also be used through two reference input pins, REFP and REFM, if the reference source is programmed as external. The voltage levels applied to these pins establish the upper and lower limits of the analog inputs to produce a full-scale and zero-scale reading respectively.

#### analog inputs

The THS1206 consists of 4 analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured as single-ended or differential inputs. The desired analog input channel can be programmed.

#### converter

The THS1206 uses a 12-bit pipelined multistaged architecture with 4 1-bit stages followed by 4 2-bit stages, which achieves a high sample rate with low power consumption. The THS1206 distributes the conversion over several smaller ADC sub-blocks, refining the conversion with progressively higher accuracy as the device passes the results from stage to stage. This distributed conversion requires a small fraction of the number of comparators used in a traditional flash ADC. A sample-and-hold amplifier (SHA) within each of the stages permits the first stage to operate on a new input sample while the second through the eighth stages operate on the seven preceding samples.

#### conversion modes

The conversion can be performed in two different conversion modes. In the single conversion mode, the conversion is initiated by an external signal (CONVST). An internal oscillator controls the conversion time. In the continuous conversion mode, an external clock signal is applied to the clock input (CONV\_CLK). A new conversion is started with every falling edge of the applied clock signal.

#### sampling rate

The maximum possible conversion rate per channel is dependent on the selected analog input channels. Table 1 shows the maximum conversion rate in the continuous conversion mode for different combinations.

CHANNEL CONFIGURATION	NUMBER OF CHANNELS	MAXIMUM CONVERSION RATE PER CHANNEL
1 single-ended channel	1	6 MSPS
2 single-ended channels	2	3 MSPS
3 single-ended channels	3	2 MSPS
4 single-ended channels	4	1.5 MSPS
1 differential channel	1	6 MSPS
2 differential channels	2	3 MSPS
1 single-ended and 1 differential channel	2	3 MSPS
2 single-ended and 1 differential channels	3	2 MSPS

Table 1. Maximum Conversion Rate in Continuous Conversion Mode

The maximum conversion rate in the continuous conversion mode per channel, fc, is given by:

$$fc = \frac{6 \text{ MSPS}}{\# \text{ channels}}$$



#### sampling rate (continued)

Table 2 shows the maximum conversion rate in the single conversion mode.

CHANNEL CONFIGURATION	NUMBER OF CHANNELS	MAXIMUM CONVERSION RATE PER CHANNEL
1 single-ended channel	1	3 MSPS
2 single-ended channels	2	2 MSPS
3 single-ended channels	3	1.5 MSPS
4 single-ended channels	4	1.2 MSPS
1 differential channel	1	3 MSPS
2 differential channels	2	2 MSPS
1 single-ended and 1 differential channel	2	1.5 MSPS
2 single-ended and 1 differential channels	3	1.2 MSPS

Table 2	Maximum	Conversion	Rate in	Single	Conversion	Mode
I able Z.	IVIAXIIIIUIII	CONVENSION	rate III	Siliqle	COnversion	woue


#### single conversion mode

In single conversion mode, a single conversion of the selected analog input channels is performed. The single conversion mode is selected by setting bit 1 of control register 0 to 1.

A single conversion is initiated by pulsing the CONVST input. On the falling edge of CONVST, the sample and hold stages of the selected analog inputs are placed into hold simultaneously, and the conversion sequence for the selected channels is started.

The conversion clock in single conversion mode is generated internally using a clock oscillator circuit. The signal DATA\_AV (data available) becomes active when the trigger level is reached and indicates that the converted sample(s) is (are) written into the FIFO and can be read out. The trigger level in the single conversion mode can be selected according to Table 13.

Figure 1 shows the timing of the single conversion mode. In this mode, up to four analog input channels can be selected to be sampled simultaneously (see Table 2).



#### Figure 1. Timing of Single Conversion Mode

The time (t<sub>2</sub>) between consecutive starts of single conversions is dependent on the number of selected analog input channels. The time  $t_{DATA\_AV}$ , until DATA\_AV becomes active is given by:  $t_{DATA\_AV} = t_{pipe} + n \times t_c$ . This equation is valid for a trigger level which is equivalent to the number of selected analog input channels. For all other trigger level conditions refer to the timing specifications of single conversion mode.



SGLS126A – JULY 2002 – REVISED FEBRUARY 2003

#### continuous conversion mode

The internal clock oscillator used in the single-conversion mode is switched off in continuous conversion mode. In continuous conversion mode, (bit 1 of control register 0 set to 0) the ADC operates with a free running external clock signal CONV\_CLK. With every rising edge of the CONV\_CLK signal a new converted value is written into the FIFO.

Figure 2 shows the timing of continuous conversion mode when one analog input channel is selected. The maximum throughput rate is 6 MSPS in this mode. The timing of the DATA\_AV signal is shown here in the case of a trigger level set to 1 or 4.






Figure 3 shows the timing of continuous conversion mode when two analog input channels are selected. The maximum throughput rate per channel is 3 MSPS in this mode. The data flow in the bottom of the figure shows the order the converted data is written into the FIFO. The timing of the DATA\_AV signal shown here is for a trigger level set to 2 or 4.




Figure 3. Timing of Continuous Conversion Mode (2-channel operation)



#### continuous conversion mode (continued)

Figure 4 shows the timing of continuous conversion mode when three analog input channels are selected. The maximum throughput rate per channel is 2 MSPS in this mode. The data flow in the bottom of the figure shows in which order the converted data is written into the FIFO. The timing of the DATA\_AV signal shown here is for a trigger level set to 3.







Figure 5 shows the timing of continuous conversion mode when four analog input channels are selected. The maximum throughput rate per channel is 1.5 MSPS in this mode. The data flow in the bottom of the figure shows in which order the converted data is written into the FIFO. The timing of the DATA\_AV signal shown here is for a trigger level of 4.







SGLS126A - JULY 2002 - REVISED FEBRUARY 2003

#### digital output data format

The digital output data format of the THS1206 can either be in binary format or in twos complement format. The following tables list the digital outputs for the analog input voltages.

SINGLE-ENDED, BINARY OUTPUT						
ANALOG INPUT VOLTAGE	DIGITAL OUTPUT CODE					
AIN = V <sub>REFP</sub>	FFFh					
$AIN = (V_{REFP} + V_{REFM})/2$	800h					
AIN = V <sub>REFM</sub>	000h					

#### Table 3. Binary Output Format for Single-Ended Configuration

#### Table 4. Twos Complement Output Format for Single-Ended Configuration

SINGLE-ENDED, TWOS COMPLEMENT							
ANALOG INPUT VOLTAGE	DIGITAL OUTPUT CODE						
AIN = VREFP	7FFh						
$AIN = (V_{REFP} + V_{REFM})/2$	000h						
$AIN = V_{REFM}$	800h						

#### Table 5. Binary Output Format for Differential Configuration

DIFFERENTIAL, BINARY OUTPUT								
ANALOG INPUT VOLTAGE	DIGITAL OUTPUT CODE							
V <sub>in</sub> = AINP – AINM VREF = VREFP <sup>– V</sup> REFM								
V <sub>in</sub> = V <sub>REF</sub>	FFFh							
$V_{in} = 0$	800h							
$V_{in} = -V_{REF}$	000h							

#### Table 6. Twos Complement Output Format for Differential Configuration

DIFFERENTIAL, BINARY OUTPUT								
ANALOG INPUT VOLTAGE	DIGITAL OUTPUT CODE							
V <sub>in</sub> = AINP – AINM V <sub>REF</sub> = V <sub>REFP</sub> – V <sub>REFM</sub>								
Vin = VREF	7FFh							
$V_{in} = 0$	000h							
$V_{in} = -V_{REF}$	800h							



#### **FIFO** description

In order to facilitate an efficient connection to today's processors, the THS1206 is supplied with a FIFO. This integrated FIFO enables a problem-free processing of data with today's processors. The FIFO is provided as a flexible circular buffer. The circular buffer integrated in the THS1206 can store up to 16 conversion values. Therefore, the amount of interrupts to be served by a processor can be reduced significantly.




Figure 6. Circular Buffer

The converted data of the THS1206 is automatically written into the FIFO. To control the writing and reading process, a write pointer, a read pointer and a trigger pointer are used. The read pointer always shows the location which will be read next. The write pointer indicates the location which contains the last written sample. With a selection of multiple analog input channels, the converted values are written in a predefined sequence to the circular buffer (autoscan mode). In this way, the channel information for the reading processor is continually maintained.

The FIFO can be programmed through the control register of the ADC. The user has the ability to select a specific trigger level according to Table 13 in order to choose the configuration which best fits the application. The FIFO provides the signal DATA\_AV, which signals the processor to read the amount of data equal to the trigger level selected in Table 13. The signal DATA\_AV becomes active when the trigger condition is satisfied. The trigger condition is satisfied when as many values as selected for the trigger level where written into the FIFO.

The signal DATA\_AV could be connected to an interrupt input of a processor. In every interrupt service routine call, the processor must read the amount of data equal to the trigger level from the ADC. The first data represents the first channel according to the autoscan mode, which is shown in Table 10. The channel information is therefore always maintained.



SGLS126A - JULY 2002 - REVISED FEBRUARY 2003

#### Reading data from the FIFO

The THS1206 informs the connected processor via the digital output DATA\_AV (data available) that a block of conversion values are ready to be read. The block size to be read is always equal to the setting of the trigger level. The selectable trigger levels depend on the number of selected analog input channels. For example, when choosing one analog input, a trigger level of 1, 4, 8 and 14 can be selected. The following figures demonstrate the principle of reading the data.

In Figure 7, a trigger level of 1 is selected. The control signal DATA\_AV is set to an active low pulse. This means that the connected processor has the task to read 1 value from the ADC after every DATA\_AV low pulse.

Figure 7. Trigger Level 1 Selected
In Figure 8, a trigger level of 4 is selected. The control signal DATA_AV is set to an active low pulse. This mean that the connected processor has the task to read 4 values from the ADC after every DATA_AV low pulse.
Figure 8. Trigger Level 4 Selected
In Figure 9, a trigger level of 8 is selected. The control signal DATA_AV is set to an active low pulse. This mean that the connected processor has the task to read 8 values from the ADC after every DATA_AV low pulse.
Figure 9. Trigger Level 8 Selected
In Figure 10, a trigger level of 14 is selected. The control signal DATA_AV is set to an active low pulse. Thi means that the connected processor has the task to read 14 values from the ADC after every DATA_AV low pulse.
Figure 10. Trigger Level 14 Selected
READ is always the logical combination of $\overline{CSO}$ , CS1 and $\overline{RD}$ .



#### **ADC Control Register**

The THS1206 contains two 10-bit wide control registers (CR0, CR1) in order to program the device into the desired mode. The bit definitions of both control registers are shown in Table 7.

BIT	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
CR0	TEST1	TEST0	SCAN	DIFF1	DIFF0	CHSEL1	CHSEL0	PD	MODE	VREF
CR1	RBACK	OFFSET	BIN/2's	R/W	DATA_P	DATA_T	TRIG1	TRIG0	OVFL/FRST	RESET

#### Table 7. Bit Definitions of Control Register CR0 and CR1

#### Writing to control register 0 and control register 1

The 10-bit wide control register 0 and control register 1 can be programmed by addressing the desired control register and writing the register value to the ADC. The addressing is performed with the upper data bits D10 and D11, which function in this case as address lines RA0 and RA1. During this write process, the data bits D0 to D9 contain the desired control register value. Table 8 shows the addressing of each control register.

D0 – D9	D10/RA0	D11/RA1	Addressed Control Register
Desired register value	0	0	Control Register 0
Desired register value	1	0	Control Register 1
Desired register value	0	1	Reserved for future
Desired register value	1	1	Reserved for future

**Table 8. Control Register Addressing** 



SGLS126A - JULY 2002 - REVISED FEBRUARY 2003

#### initialization of the THS1206

The initialization of the THS1206 should be done according to the configuration flow shown in Figure 11.




Figure 11. THS1206 Configuration Flow



# **ADC control registers**

#### control register 0 (see Table 8)

-	-	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
-	-	TEST1	TEST0	SCAN	DIFF1	DIFF0	CHSEL1	CHSEL0	PD	MODE	VREF

#### Table 9. Control Register 0 Bit Functions

BITS	RESET VALUE	NAME	FUNCTION
0	0	VREF	Vref select: Bit $0 = 0 \rightarrow$ The internal reference is selected Bit $0 = 1 \rightarrow$ The external reference voltage is selected
1	0	MODE	Continuous conversion mode/single conversion mode Bit $1 = 0 \rightarrow$ Continuous conversion mode is selected An external clock signal is applied to the CONV_CLK input in this mode. With every falling edge of the CONV_CLK signal a new converted value is written into the FIFO.
			Bit 1 = 1 $\rightarrow$ Single conversion mode is selected
			In this mode, the CONV_ <u>CLK input</u> functions as a <u>CONVST</u> inp <u>ut. A single</u> conversion is initiated on the THS1206 by pulsing the CONVST input. On the falling edge of CONVST, the sample and hold stages of the selected analog inputs are placed into hold simultaneously, and the conversion sequence for the selected channels is started. The signal DATA_AV (data available) becomes active when the trigger condition is satisfied.
2	0	PD	Power down. Bit $2 = 0 \rightarrow$ The ADC is active Bit $2 = 1 \rightarrow$ Power down
			The reading and writing to and from the digital outputs is possible during power down. It is also possible to read out the FIFO.
3, 4	0,0	CHSEL0, CHSEL1	Channel select Bit 3 and bit 4 select the analog input channel of the ADC. Refer to Table 10.
5,6	1,0	DIFF0, DIFF1	Number of differential channels Bit 5 and bit 6 contain information about the number of selected differential channels. Refer to Table 10.
7	0	SCAN	Autoscan enable Bit 7 enables or disables the autoscan function of the ADC. Refer to Table 10.
8,9	0,0	TEST0, TEST1	Test input enable Bit 8 and bit 9 control the test function of the ADC. Three different test voltages can be measured. This feedback allows the check of all hardware connections and the ADC operation.
			Refer to Table 11 for selection of the three different test voltages. The control signal DATA_AV is disabled in the test mode. Test voltage readings have to be done independent from DATA_AV. To get the THS1206 back to the normal operating mode, apply the the initialization routine.



SGLS126A – JULY 2002 – REVISED FEBRUARY 2003

#### analog input channel selection

The analog input channels of the THS1206 can be selected via bits 3 to 7 of control register 0. One single channel (single-ended or differential) is selected via bit 3 and bit 4 of control register 0. Bit 5 controls the selection between single-ended and differential configuration. Bit 6 and bit 7 select the autoscan mode, if more than one input channel is selected. Table 10 shows the possible selections.

BIT 7 SCAN	BIT 6 DIFF1	BIT 5 DIFF0	BIT 4 CHSEL1	BIT 3 CHSEL0	DESCRIPTION OF THE SELECTED INPUTS
0	0	0	0	0	Analog input AINP (single ended)
0	0	0	0	1	Analog input AINM (single ended)
0	0	0	1	0	Analog input BINP (single ended)
0	0	0	1	1	Analog input BINM (single ended)
0	0	1	0	0	Differential channel (AINP-AINM)
0	0	1	0	1	Differential channel (BINP–BINM)
1	0	0	0	1	Autoscan two single ended channels: AINP, AINM, AINP,
1	0	0	1	0	Autoscan three single ended channels: AINP, AINM, BINP, AINP,
1	0	0	1	1	Autoscan four single ended channels: AINP, AINM, BINP, BINM, AINP,
1	0	1	0	1	Autoscan one differential channel and one single ended channel AINP, (BINP–BINM), AINP, (BINP–BINM),
1	0	1	1	0	Autoscan one differential channel and two single ended channel AINP, AINM, (BINP– BINM), AINP,
1	1	0	0	1	Autoscan two differential channels (AINP-AINM), (BINP-BINM), (AINP-AINM),
0	0	1	1	0	Reserved
0	0	1	1	1	Reserved
1	0	0	0	0	Reserved
1	0	1	0	0	Reserved
1	0	1	1	1	Reserved
1	1	0	0	0	Reserved
1	1	0	1	0	Reserved
1	1	0	1	1	Reserved
1	1	1	0	0	Reserved
1	1	1	0	1	Reserved
1	1	1	1	0	Reserved
1	1	1	1	1	Reserved

#### **Table 10. Analog Input Channel Configurations**

#### test mode

The test mode of the ADC is selected via bit 8 and bit 9 of control register 0. The different selections are shown in Table 11.

_			
	BIT 9 TEST1	BIT 8 TEST0	OUTPUT RESULT
	0	0	Normal mode
	0	1	V <sub>REFP</sub>
	1	0	((VREFM)+(VREFP))/2
	1	1	VREFM

Table 11. Test Mode

Three different options can be selected. This feature allows support testing of hardware connections between the ADC and the processor.



### analog input channel selection (continued)

#### control register 1 (see Table 8)

-	-	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
-	-	RBACK	OFFSET	BIN/2s	R/W	DATA_P	DATA_T	TRIG1	TRIG0	OVFL/FRST	RESET	

#### Table 12. Control Register 1 Bit Functions

BITS	RESET VALUE	NAME	FUNCTION
0	0	RESET	Reset Writing a 1 into this bit resets the device and sets the control register 0 and control register 1 to the reset values. In addition the FIFO pointer and offset register is reset. After reset, it takes 5 clock cycles until the first value is converted and written into the FIFO.
1	0	OVFL (read only) FRST (write only)	Overflow flag (read only) Bit 1 of control register 1 indicates an overflow in the FIFO. Bit 1 = 0 $\rightarrow$ no overflow occurred. Bit 1 = 1 $\rightarrow$ an overflow occurred. This bit is reset to 0, after this control register is read from the processor. FRST: FIFO reset (write only) By writing a 1 into this bit, the FIFO is reset.
2, 3	0,0	TRIG0, TRIG1	FIFO trigger level Bit 2 and bit 3 of control register 1 are used to set the trigger level for the FIFO. If the trigger level is reached, the signal DATA_AV (data available) becomes active according to the settings of DATA_T and DATA_P. This indicates to the processor that the ADC values can be read. Refer to Table 13.
4	1	DATA_T	DATA_AV type Bit 4 of control register 1 controls whether the DATA_AV signal is a pulse or static (e.g for edge or level sensitive interrupt inputs). If it is set to 0, the DATA_AV signal is static. If it is set to 1, the DATA_AV signal is a pulse. Refer to Table 14.
5	1	DATA_P	DATA_AV polarity Bit 5 of control register 1 controls the polarity of DATA_AV. If it is set to 1, DATA_AV is active high. If it is set to 0, DATA_AV is active low. Refer to Table 14.
6	0	R/W	R/W, $RD/WR$ selection Bit 6 of control register 1 controls the function of the inputs $RD$ and $WR$ . When bit 6 in control register 1 is set to 1, $WR$ becomes a $R/W$ input and $RD$ is disabled. From now on a read is signalled with $R/W$ high and a write with $R/W$ as a low signal. If bit 6 in control register 1 is set to 0, the input $RD$ becomes a read input and the input WR becomes a write input.
7	0	BIN/2s	Complement select If bit 7 of control register 1 is set to 0, the output value of the ADC is in twos complement. If bit 7 of control register 1 is set to 1, the output value of the ADC is in binary format. Refer to Table 3 through Table 6.
8	0	OFFSET	Offset cancellation mode Bit $8 = 0 \rightarrow$ normal conversion mode Bit $8 = 1 \rightarrow$ offset calibration mode If a 1 is written into bit 8 of control register 1, the device internally sets the inputs to zero and does a con- version. The conversion result is stored in an offset register and subtracted from all conversions in order to reduce the offset error.
9	0	RBACK	Debug mode Bit 9 = 0 → normal conversion mode Bit 9 = 1 → enable debug mode When bit 9 of control register 1 is set to 1, debug mode is enabled. In this mode, the contents of control register 0 and control register 1 can be read back. The first read after bit 9 is set to 1 contains the value of control register 0. The second read after bit 9 is set to 1 contains the value of control register 1. To get the THS1206 back to the normal operating mode, apply the the initialization routine.

SGLS126A - JULY 2002 - REVISED FEBRUARY 2003

#### FIFO trigger level

Bit 2 and bit 3 (TRIG1, TRIG0) of control register 1 are used to set the trigger level of the FIFO (see Table 13). If the trigger level is reached, the DATA\_AV (data available) signal becomes active according to the setting of the signal DATA\_AV to indicate to the processor that the ADC values can be read.

Table 13 shows four different programmable trigger levels for each configuration. The FIFO trigger level, which can be selected, is dependent on the number of input channels. Both, a differential or a single-ended input is considered as one channel. The processor therefore always reads the data from the FIFO in the same order and is able to distinguish between the channels.

BIT 3 TRIG1	BIT 2 TRIG0	TRIGGER LEVEL FOR 1 CHANNEL (ADC values)	TRIGGER LEVEL FOR 2 CHANNELS (ADC values)	TRIGGER LEVEL FOR 3 CHANNEL (ADC values)	TRIGGER LEVEL FOR 4 CHANNELS (ADC values)
0	0	01	02	03	04
0	1	04	04	06	08
1	0	08	08	09	12
1	1	14	12	12	Reserved

Table 13. FIFO Trigger Level

#### Timing and Signal Description of the THS1206

The reading from the THS1206 and writing to the THS1206 is performed by using the chip select inputs (CS0, CS1), the write input WR and the read input RD. The write input is configurable to a combined read/write input  $(R/\overline{W})$ . This is desired in cases where the connected processor consists of a combined read/write output signal (R/W). The two chip select inputs can be used to interface easily to a processor.

Reading from the THS1206 takes place by an internal RD<sub>int</sub> signal, which is generated from the logical combination of the external signals CS0, CS1 and RD (see Figure 12). This signal is then used to strobe the words out of the FIFO and to enable the output buffers. The last external signal (either  $\overline{CSO}$ , CS1 or  $\overline{RD}$ ) to become valid will make RDint active while the write input (WR) is inactive. The first of those external signals going to its inactive state will then deactivate RD<sub>int</sub> again.

Writing to the THS1206 takes place by an internal WR int signal, which is generated from the logical combination of the external signals CS0, CS1 and WR. This signal is then used to strobe the control words into the control registers 0 and 1. The last external signal (either CS0, CS1 or WR) to become valid will make WR int active while the read input (RD) is inactive. The first of those external signals going to its inactive state will then deactivate WRint again.




Figure 12. Logical Combination of CS0, CS1, RD, and WR



#### DATA\_AV type

Bit 4 and bit 5 (DATA\_T, DATA\_P) of control register 1 are used to program the signal DATA\_AV. Bit 4 of control register 1 determines whether the DATA\_AV signal is static or a pulse. Bit 5 of the control register determines the polarity of DATA\_AV. This is shown in Table 14.

BIT 5 DATA_P	BIT 4 DATA_T	DATA_AV TYPE
0	0	Active low level
0	1	Active low pulse
1	0	Active high level
1	1	Active high pulse

#### Table 14. DATA\_AV Type

The signal DATA\_AV is set to active when the trigger condition is satisfied. It is set back inactive independent of the DATA\_T selection (pulse or level).

If level mode is chosen, DATA\_AV is set inactive after the first of the TL (TL = trigger level) reads (with the falling edge of READ). The trigger condition is checked again after TL reads.

If pulse mode is chosen, the signal DATA\_AV is a pulse with a width of one half of a CONV\_CLK cycle in continuous conversion mode and one half of a clock cycle of the internal oscillator in single conversion mode. The next DATA\_AV pulse (when the trigger condition is satisfied) is sent out the earliest, when the TL values, written into the FIFO before, were read out by the processor.




SGLS126A - JULY 2002 - REVISED FEBRUARY 2003

#### timing and signal description of the THS1206

#### read timing (using R/W, CSO-controlled)

Figure 13 shows the read-timing behavior when the  $\overline{WR}(R/\overline{W})$  input is programmed as a combined read-write input R/W. The RD input has to be tied to high-level in this configuration. This timing is called CSO-controlled because  $\overline{CS0}$  is the last external signal of  $\overline{CS0}$ , CS1, and R/W which becomes valid.



#### Figure 13. Read Timing Diagram Using R/W (CS0-controlled)

#### read timing parameter (CSO-controlled)

	PARAMETER	MIN	TYP	MAX	UNIT
<sup>t</sup> su(R/W)	Setup time, R/W high to last CS valid	0			ns
ta	Access time, last CS valid to data valid	0		10	ns
<sup>t</sup> d(CSDAV)	Delay time, last CS valid to DATA_AV inactive		12		ns
t <sub>h</sub>	Hold time, first CS invalid to data invalid	0		5	ns
<sup>t</sup> h(R/W)	Hold time, first external CS invalid to $R/\overline{W}$ change	5			ns
<sup>t</sup> w(CS)	Pulse duration, CS active	10			ns



#### timing and signal description of the THS1206 (continued)

#### write timing (using R/W, CS0-controlled)

Figure 14 shows the write-timing behavior when the  $\overline{WR}(R/\overline{W})$  input is programmed as a combined read-write input R/W. The  $\overline{RD}$  input has to be tied to high-level in this configuration. This timing is called  $\overline{CS0}$ -controlled because  $\overline{CS0}$  is the last external signal of  $\overline{CS0}$ , CS1, and R/W which becomes valid.




Figure 14. Write Timing Diagram Using R/W (CS0-controlled)

write timina	parameter	(RD-controlled)	١
write tilling	parameter	(ND-Controlled)	,


	PARAMETER	MIN	TYP	MAX	UNIT
tsu(R/W)	Setup time, R/W stable to last CS valid	0			ns
t <sub>su</sub>	Setup time, data valid to first CS invalid	5			ns
th	Hold time, first CS invalid to data invalid	2			ns
th(R/W)	Hold time, first CS invalid to R/W change	5			ns
tw(CS)	Pulse duration, CS active	10			ns



SGLS126A - JULY 2002 - REVISED FEBRUARY 2003


### interfacing the THS1206 to the TMS320C30/31/33 DSP

The following application circuit shows an interface of the THS1206 to the TMS320C30/31/33 DSPs. The read and write timings (using  $R/\overline{W}$ ,  $\overline{CS0}$ -controlled) shown before are valid for this specific interface.



# interfacing the THS1206 to the TMS320C54x using I/O strobe

The following application circuit shows an interface of the THS1206 to the TMS320C54x. The read and write timings (using R/W,  $\overline{CS0}$ -controlled) shown before are valid for this specific interface.





#### timing and signal description of the THS1206 (continued)

#### read timing (using RD, RD-controlled)

Figure 15 shows the read-timing behavior when the  $\overline{WR}(R/\overline{W})$  input is programmed as a write-input only. The input  $\overline{RD}$  acts as the read-input in this configuration. This timing is called  $\overline{RD}$ -controlled because  $\overline{RD}$  is the last external signal of  $\overline{CS0}$ , CS1, and  $\overline{RD}$  which becomes valid.




Figure 15. Read Timing Diagram Using RD (RD-controlled)

read timing	parameter	(RD-controlled)
roug uning	paramotor	

	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>su(CS)</sub>	Setup time, RD low to last CS valid	0			ns
ta	Access time, last CS valid to data valid	0		10	ns
td(CSDAV)	Delay time, last CS valid to DATA_AV inactive		12		ns
t <sub>h</sub>	Hold time, first CS invalid to data invalid	0		5	ns
<sup>t</sup> h(CS)	Hold time, RD change to first CS invalid	5			ns
<sup>t</sup> w(RD)	Pulse duration, RD active	10			ns



SGLS126A - JULY 2002 - REVISED FEBRUARY 2003

#### timing and signal description of the THS1206 (continued)

#### write timing (using WR, WR-controlled)

Figure 16 shows the write-timing behavior when the  $\overline{WR}(R/\overline{W})$  input is programmed as a write input  $\overline{WR}$  only. The input RD acts as the read input in this configuration. This timing is called WR-controlled because WR is the last external signal of  $\overline{CS0}$ , CS1, and  $\overline{WR}$  which becomes valid.




Figure 16. Write Timing Diagram Using WR (WR-controlled)


#### write timing parameter using WR (WR-controlled)

	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>su(CS)</sub>	Setup time, CS stable to last WR valid	0			ns
t <sub>su</sub>	Setup time, data valid to first WR invalid	5			ns
t <sub>h</sub>	Hold time, WR invalid to data invalid	2			ns
<sup>t</sup> h(CS)	Hold time, WR invalid to CS change	5			ns
<sup>t</sup> w(WR)	Pulse duration, WR active	10			ns



#### interfacing the THS1206 to the TMS320C6201 DSP

The following application circuit shows an interface of the THS1206 to the TMS320C6201. The read (using  $\overline{RD}$ ,  $\overline{RD}$ -controlled) and write timings (using  $\overline{WR}$ ,  $\overline{WR}$ -controlled) shown before are valid for this specific interface.



#### analog input configuration and reference voltage

The THS1206 features four analog input channels. These can be configured for either single-ended or differential operation. Best performance is achieved in differential mode. Figure 17 shows a simplified model, where a single-ended configuration for channel AINP is selected. The reference voltages for the ADC itself are  $V_{REFP}$  and  $V_{REFM}$  (either internal or external reference voltage). The analog input voltage range goes from  $V_{REFM}$  to  $V_{REFP}$ . This means that  $V_{REFM}$  defines the minimum voltage, which can be applied to the ADC.  $V_{REFP}$  defines the maximum voltage, which can be applied to the ADC. The internal reference source provides the voltage  $V_{REFM}$  of 1.5 V and the voltage  $V_{REFP}$  of 3.5 V. The resulting analog input voltage swing of 2 V can be expressed by:

$$V_{\mathsf{REFM}} \leq \mathsf{AINP} \leq V_{\mathsf{REFP}} \tag{1}$$




Figure 17. Single-Ended Input Stage



SGLS126A – JULY 2002 – REVISED FEBRUARY 2003

### analog input configuration and reference voltage (continued)

A differential operation is desired for many applications. Figure 18 shows a simplified model for the analog inputs AINM and AINP, which are configured for differential operation. This configuration has a few advantages, which are discussed in the following paragraphs.




Figure 18. Differential Input Stage

In comparison to the single-ended configuration it can be seen that the voltage,  $V_{ADC}$ , which is applied at the input of the ADC is the difference between the input AINP and AINM. This means that  $V_{REFM}$  defines the minimum voltage ( $V_{ADC}$ ) which can be applied to the ADC.  $V_{REFP}$  defines the maximum voltage (VADC) which can be applied to the ADC. The voltage  $V_{ADC}$  can be calculated as follows:

$$V_{ADC} = ABS(AINP-AINM)$$
(2)

An advantage to single-ended operation is that the common-mode voltage

$$V_{CM} = \frac{AINM + AINP}{2}$$
(3)

can be rejected in the differential configuration, if the following condition for the analog input voltages is true:

$$AGND \le AINM, AINP \le AV_{DD}$$
 (4)

$$1 V \le V_{CM} \le 4 V$$
(5)

In addition to the common-mode voltage rejection, the differential operation allows a dc-offset rejection which is common to both analog inputs. See also Figure 20.

#### single-ended mode of operation

The THS1206 can be configured for single-ended operation using dc or ac coupling. In either case, the input of the THS1206 must be driven from an operational amplifier that does not degrade the ADC performance. Because the THS1206 operates from a 5-V single supply, it is necessary to level-shift ground-based bipolar signals to comply with its input requirements. This can be achieved with dc and ac coupling. An application example is shown for dc-coupled level shifting in the following section, dc coupling.



#### dc coupling

An operational amplifier can be configured to shift the signal level according to the analog input voltage range of the THS1206. The analog input voltage range of the THS1206 goes from 1.5 V to 3.5 V. An op-amp specified for 5-V single supply can be used as shown in Figure 19.

Figure 19 shows an application example where the analog input signal in the range from -1 V up to 1 V is shifted by an op-amp to the analog input range of the THS1206 (1.5 V to 3.5 V). The op-amp is configured as an inverting amplifier with a gain of -1. The required dc voltage of 1.25 V at the noninverting input is derived from the 2.5-V output reference REFOUT of the THS1206 by using a resistor divider. Therefore, the op-amp output voltage is centered at 2.5 V. The use of ratio matched, thin-film resistor networks minimizes gain and offset errors.




Figure 19. Level-Shift for DC-Coupled Input

#### differential mode of operation

For the differential mode of operation, a conversion from single-ended to differential is required. A conversion to differential signals can be achieved by using an RF-transformer, which provides a center tap. Best performance is achieved in differential mode.






Figure 20. Transformer Coupled Input


































Figure 43



#### **APPLICATION INFORMATION**

#### definitions of specifications and terminology

#### integral nonlinearity

Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale. The point used as zero occurs 1/2 LSB before the first code transition. The full-scale point is defined as level 1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line between these two points.

#### differential nonlinearity

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. A differential nonlinearity error of less than  $\pm$ 1 LSB ensures no missing codes.

#### zero offset

The major carry transition should occur when the analog input is at zero volts. Zero error is defined as the deviation of the actual transition from that point.

#### gain error

The first code transition should occur at an analog value 1/2 LSB above negative full scale. The last transition should occur at an analog value 1 1/2 LSB below the nominal full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

#### signal-to-noise ratio + distortion (SINAD)

SINAD is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

#### effective number of bits (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,

$$\mathsf{N} = \frac{(\mathsf{SINAD} - 1.76)}{6.02}$$

it is possible to get a measure of performance expressed as N, the effective number of bits. Thus, effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

#### total harmonic distortion (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

#### spurious free dynamic range (SFDR)

SFDR is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.





#### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
THS1206MDAREP	Active	Production	TSSOP (DA)   32	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	THS1206MEP
THS1206MDAREP.A	Active	Production	TSSOP (DA)   32	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	THS1206MEP
V62/03609-01XE	Active	Production	TSSOP (DA)   32	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	THS1206MEP

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF THS1206-EP :

Catalog : THS1206



www.ti.com

23-May-2025

• Military : THS1206M

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications



www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal		

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS1206MDAREP	TSSOP	DA	32	2000	330.0	24.4	8.6	11.5	1.6	12.0	24.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Mar-2024




\*All dimensions are nominal

Device Package Typ		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
THS1206MDAREP	TSSOP	DA	32	2000	350.0	350.0	43.0	

DA (R-PDSO-G\*\*) 38 PIN SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

🛆 Falls within JEDEC MO-153, except 30 pin body length.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated