

TFP401x TI PanelBus™ デジタル・レシーバ

1 特長

- 最高 165MHz のピクセル・レートをサポート (1080p および WUXGA、60Hz を含む)
- Digital Visual Interface (DVI) 仕様に準拠¹
- True Color、24 ビット/ピクセル、16.7M 色、1 クロックにつき 1 ピクセルまたは 2 ピクセル
- レーザー・トリムされた内部終端抵抗により、最適な固定インピーダンス整合を実現
- 最大 1 ピクセル・クロック・サイクルまでのスキュー許容
- 4x オーバーサンプリング
- 消費電力の削減 - 3.3V の I/O および電源による 1.8V コア動作²
- 時間差のあるピクセル出力を使用してグラウンド・バウンスを低減
- TI PowerPAD™ パッケージを使用して低いノイズと優れた消費電力を実現
- TI 0.18 μm EPIC-5 CMOS プロセスを使用した高度なテクノロジー
- TFP401A は HSYNC ジッタ耐性を備えています。³

2 アプリケーション

- 高解像度 (HD) テレビ
- HD PC モニタ
- デジタル・ビデオ
- HD プロジェクタ
- DVI/HDMI™ レシーバ (HDMI ビデオのみ)

3 概要


TI の TFP401 および TFP401A は、エンド・ツー・エンド DVI 1.0 準拠ソリューションの包括的なファミリに含まれる TI PanelBus™ フラットパネル・ディスプレイ製品です。主にデスクトップ LCD モニタおよびデジタル・プロジェクタを対象とした TFP401/401A は、高速なデジタル・インターフェイスを必要とするあらゆる設計での利用に適しています。

TFP401 および TFP401A は、24 ビット true color ピクセル・フォーマットで 1080p および WUXGA までのディスプレイ解像度をサポートします。TFP401 および TFP401A は、1 クロックにつき 1 ピクセルまたは 2 ピクセルを駆動する柔軟な設計が可能です。TFT または DSTN パネルをサポートしており、また、時間差ピクセル出力によってグラウンド・バウンスを低減するオプションを備えています。

製品情報⁽¹⁾

部品番号	パッケージ	本体サイズ (公称)
TFP401	HTQFP (100)	14.00mm×14.00mm
TFP401A		

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



Copyright © 2016, Texas Instruments Incorporated

TFP401 概念図

¹ Digital Visual Interface 仕様 (DVI) は、デジタルディスプレイへの高速デジタル接続のために Digital Display Working Group (DDWG) によって開発された業界標準です。TFP401 および TFP401A は、DVI 仕様 Rev. 1.0 に準拠しています。

² TFP401/401A は、電圧レギュレータを内蔵しており、外部 3.3V 電源から 1.8V コア電源を生成します。

³ TFP401A には、安定した HSYNC を生成するための追加回路が搭載されており、DVI トランスミッタの送信する HSYNC 信号に望ましくないジッタが含まれる場合にも対応可能です。



Table of Contents

1 特長.....	1	9.3 Feature Description.....	12
2 アプリケーション.....	1	9.4 Device Functional Modes.....	15
3 概要.....	1	10 Applications and Implementation.....	17
4 Revision History.....	2	10.1 Application Information.....	17
5 概要 (続き).....	3	10.2 Typical Application.....	17
6 Pin Configuration and Functions.....	3	11 Power Supply Recommendations.....	20
7 Specifications.....	6	12 Layout.....	21
7.1 Absolute Maximum Ratings ⁽¹⁾	6	12.1 Layout Guidelines.....	21
7.2 ESD Ratings.....	6	12.2 Layout Example.....	22
7.3 Recommended Operating Conditions.....	6	12.3 TI PowerPAD 100-TQFP Package.....	24
7.4 Thermal Information.....	6	13 Device and Documentation Support.....	26
7.5 DC Digital I/O Electrical Characteristics.....	7	13.1 Receiving Notification of Documentation Updates.....	26
7.6 DC Electrical Characteristics.....	7	13.2 サポート・リソース.....	26
7.7 AC Electrical Characteristics.....	7	13.3 Trademarks.....	26
7.8 Typical Characteristics.....	9	13.4 Electrostatic Discharge Caution.....	26
8 Parameter Measurement Information.....	10	13.5 Glossary.....	26
9 Detailed Description.....	12	14 Mechanical, Packaging, and Orderable Information.....	26
9.1 Overview.....	12		
9.2 Functional Block Diagram.....	12		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision G (May 2016) to Revision H (March 2022)	Page
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• Added row in Pin function table for thermal pad.....	3
• Added sentence to end of first paragraph that recommends soldering package thermal pad to PCB in order to minimize stress on peripheral pins.....	24
Changes from Revision F (February 2015) to Revision G (May 2016)	Page
• Added $t_{WL}(PDL_MIN)$ and t_{DEL} to the セクション 7.7 table	7
Changes from Revision E (July 2013) to Revision F (February 2015)	Page
• 「ピン構成および機能」セクション、「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1

5 概要 (続き)

PowerPAD の高度なパッケージング・テクノロジーにより、クラス最良の消費電力、占有面積、きわめて低いグランド・インダクタンスを実現しています。

TFP401 および TFP401A は、革新的な *PanelBus* 回路と TI の高度な 0.18 μm EPIC-5 CMOS プロセス・テクノロジーを組み合わせた製品であり、TI の PowerPAD パッケージ・テクノロジーを採用して、高信頼性、低消費電力、低ノイズの高速デジタル・インターフェイス・ソリューションを実現します。

6 Pin Configuration and Functions




図 6-1. PZP Package, 100-Pin HTQFP (Top View)

表 6-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
AGND	79, 83, 87, 89, 92	GND	Analog ground – Ground reference and current return for analog circuitry
AV _{DD}	82, 84, 88, 95	V _{DD}	Analog V _{DD} – Power supply for analog circuitry. Nominally 3.3 V
CTL[3:1]	42, 41, 40	DO	General-purpose control signals – Used for user-defined control. CTL1 is not powered down via PDO.
DE	46	DO	Output data enable – Used to indicate time of active video display versus non-active display or blank time. During blank, only HSYNC, VSYNC, and CTL[3:1] are transmitted. During times of active display, or non-blank, only pixel data, QE[23:0], and QO[23:0] are transmitted. High: Active display time Low: Blank time

表 6-1. Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
DFO	1	DI	Output clock data format – Controls the output clock (ODCK) format for either TFT or DSTN panel support. For TFT support, the ODCK clock runs continuously. For DSTN support, ODCK only clocks when DE is high; otherwise, ODCK is held low when DE is low. High: DSTN support/ODCK held low when DE = low Low: TFT support/ODCK runs continuously.
DGND	5, 39, 68	GND	Digital ground – Ground reference and current return for digital core
DV _{DD}	6, 38, 67	V _{DD}	Digital V _{DD} – Power supply for digital core. Nominally 3.3 V
EXT_RES	96	AI	Internal impedance matching – The TFP401/401A is internally optimized for impedance matching at 50 Ω. An external resistor tied to this pin has no effect on device performance.
HSYNC	48	DO	Horizontal sync output
RSVD	99	DI	Reserved. Must be tied high for normal operation
OV _{DD}	18, 29, 43, 57, 78	V _{DD}	Output driver V _{DD} – Power supply for output drivers. Nominally 3.3 V
ODCK	44	DO	Output data clock – Pixel clock. All pixel outputs QE[23:0] and QO[23:0] (if in 2-pixel/clock mode), along with DE, HSYNC, VSYNC and CTL[3:1], are synchronized to this clock.
OGND	19, 28, 45, 58, 76	GND	Output driver ground – Ground reference and current return for digital output drivers
OCK_INV	100	DI	ODCK polarity – Selects ODCK edge on which pixel data (QE[23:0] and QO[23:0]) and control signals (HSYNC, VSYNC, DE, CTL[3:1]) are latched. Normal mode: High: Latches output data on rising ODCK edge Low: Latches output data on falling ODCK edge
PD	2	DI	Power down – An active-low signal that controls the TFP401/401A power-down state. During power down, all output buffers are switched to a high-impedance state. All analog circuits are powered down and all inputs are disabled, except for PD. If PD is left unconnected, an internal pullup defaults the TFP401/401A to normal operation. High : Normal operation Low: Power down
PDO	9	DI	Output drive power down – An active-low signal that controls the power-down state of the output drivers. During output drive power down, the output drivers (except SCDT and CTL1) are driven to a high-impedance state. When PDO is left unconnected, an internal pullup defaults the TFP401/401A to normal operation. High: Normal operation/output drivers on Low: Output drive power down
PGND	98	GND	PLL GND – Ground reference and current return for internal PLL
PIXS	4	DI	Pixel select – Selects between one- and two-pixels-per-clock output modes. During the 2-pixel/clock mode, both even pixels, QE[23:0], and odd pixels, QO[23:0], are output in tandem on a given clock cycle. During 1-pixel/clock, even and odd pixels are output sequentially, one at a time, with the even pixel first, on the even pixel bus, QE[23:0]. (The first pixel per line is pixel-0, the even pixel. The second pixel per line is pixel-1, the odd pixel). High: 2-pixel/clock Low: 1-pixel/clock
PV _{DD}	97	V _{DD}	PLL V _{DD} – Power supply for internal PLL
QE[8:15]	20–27	DO	Even green-pixel output – Output for even and odd green pixels when in 1-pixel/clock mode. Output for even-only green pixel when in 2-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QE8/pin 20 MSB: QE15/pin 27
QE[16:23]	30–37	DO	Even red-pixel output – Output for even and odd red pixels when in 1-pixel/clock mode. Output for even-only red pixel when in 2-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QE16/pin 30 MSB: QE23/pin 37
QO[0:7]	49–56	DO	Odd blue-pixel output – Output for odd-only blue pixel when in 2-pixel/clock mode. Not used, and held low, when in 1-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QO0/pin 49 MSB: QO7/pin 56

表 6-1. Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
QO[8:15]	59–66	DO	Odd green-pixel output – Output for odd-only green pixel when in 2-pixel/clock mode. Not used, and held low, when in 1-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QO8/pin 59 MSB: QO15/pin 66
QO[16:23]	69–75, 77	DO	Odd red-pixel output – Output for odd-only red pixel when in 2-pixel/clock mode. Not used, and held low, when in 1-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QO16/pin 69 MSB: QO23/pin 77
QE[0:7]	10–17	DO	Even blue-pixel output – Output for even and odd blue pixels when in 1-pixel/clock mode. Output for even-only blue pixel when in 2-pixel per clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QE0/pin 10 MSB: QE7/pin 17
RxC+	93	AI	Clock positive receiver input – Positive side of reference clock. TMDS low-voltage signal differential input pair
RxC–	94	AI	Clock negative receiver input – Negative side of reference clock. TMDS low-voltage signal differential input pair
Rx0+	90	AI	Channel-0 positive receiver input – Positive side of channel-0. TMDS low-voltage signal differential input pair. Channel-0 receives blue pixel data in active display and HSYNC, VSYNC control signals in blank.
Rx0–	91	AI	Channel-0 negative receiver input – Negative side of channel-0. TMDS low-voltage signal differential input pair
Rx1+	85	AI	Channel-1 positive receiver input – Positive side of channel-1 TMDS low-voltage signal differential input pair Channel-1 receives green-pixel data in active display and CTL1 control signals in blank.
Rx1–	86	AI	Channel-1 negative receiver input – Negative side of channel-1 TMDS low-voltage signal differential input pair
Rx2+	80	AI	Channel-2 positive receiver input – Positive side of channel-2 TMDS low-voltage signal differential input pair Channel-2 receives red-pixel data in active display and CTL2, CTL3 control signals in blank.
Rx2–	81	AI	Channel-2 negative receiver input – Negative side of channel-2 TMDS low-voltage signal differential input pair
SCDT	8	DO	Sync detect - Output to signal when the link is active or inactive. The link is considered to be active when DE is actively switching. The TFP401/401A monitors the state of DE to determine link activity. SCDT can be tied externally to $\overline{P\overline{D}O}$ to power down the output drivers when the link is inactive. High: Active link Low: Inactive link
ST	3	DI	Output drive strength select – Selects output drive strength for high- or low-current drive. (See dc specifications for I_{OH} and I_{OL} vs ST state). High: High drive strength Low: Low drive strength
STAG	7	DI	Staggered pixel select – An active-low signal used in the 2-pixel/clock pixel mode (PIXS = high). Time-staggeres the even and odd pixel outputs to reduce ground bounce. Normal operation outputs the odd and even pixels simultaneously. High: Normal simultaneous even/odd pixel output Low: Time-staggered even/odd pixel output
VSYNC	47	DO	Vertical sync output
Thermal Pad		—	Thermal pad. Recommend soldering the package thermal pad to thermal pad on PCB. Soldering the thermal pad will help to release stress through the solder, otherwise the stress will be absorbed by the peripheral pins.

(1) DI = Digital Input; DO = Digital Output; AI = Analog Input; AO = Analog Output

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
DV _{DD} , AV _{DD} , OV _{DD} , PV _{DD}	Supply voltage	−0.3	4	V
V _I	Input voltage range, logic/analog signals	−0.3	4	V
	Operating ambient temperature	0	70	°C
	Package power dissipation/PowerPAD package	Soldered ⁽²⁾	4.3	W
		Not soldered ⁽³⁾	2.7	
	JEDEC latchup (EIA/JESD78)		100	mA
T _{stg}	Storage temperature	−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [セクション 7.3](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Specified with PowerPAD bond pad on the backside of the package soldered to a 2-oz. (0.071-mm thick) Cu plate PCB thermal plane. Specified at maximum allowed operating temperature, 70°C.
- (3) PowerPAD bond pad on the backside of the package is not soldered to a thermal plane. Specified at maximum allowed operating temperature, 70°C.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{DD} (DV _{DD} , AV _{DD} , PV _{DD} , OV _{DD})	Supply voltage	3	3.3	3.6	V
t _{pix} ⁽¹⁾	Pixel time	6.06		40	ns
R _t	Single-ended analog-input termination resistance	45	50	55	Ω
T _A	Operating free-air temperature	0	25	70	°C

- (1) t_{pix} is the pixel time defined as the period of the RxC clock input. The period of the output clock, ODCK is equal to t_{pix} when in 1-pixel/clock mode and 2t_{pix} when in 2-pixel/clock mode.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TFP401, TFP401A	UNIT
		PZP (HTQFP)	
		100 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	26	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	12.3	
R _{θJB}	Junction-to-board thermal resistance	7.3	
ψ _{JT}	Junction-to-top characterization parameter	0.3	
ψ _{JB}	Junction-to-board characterization parameter	7.2	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	1.6	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 DC Digital I/O Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH} High-level digital input voltage ⁽¹⁾		2		DV _{DD}	V
V _{IL} Low-level digital input voltage ⁽¹⁾		0		0.8	V
I _{OH} High-level output drive current ⁽²⁾	ST = high, V _{OH} = 2.4 V	5	10	14	mA
	ST = low, V _{OH} = 2.4 V	3	6	9	
I _{OL} Low-level output drive current ⁽²⁾	ST = high, V _{OL} = 0.8 V	10	13	19	mA
	ST = low, V _{OL} = 0.8 V	5	7	11	
I _{OZ} Hi-Z output leakage current	$\overline{\text{PD}}$ = low or $\overline{\text{PDO}}$ = low	–1		1	μA

- (1) Digital inputs are labeled DI in I/O column of Terminal Functions table.
(2) Digital outputs are labeled DO in I/O column of Terminal Functions table.

7.6 DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{ID} Analog input differential voltage ⁽¹⁾		75		1200	mV
V _{IC} Analog input common-mode voltage ⁽¹⁾		AV _{DD} – 300		AV _{DD} – 37	mV
V _{I(OC)} Open-circuit analog input voltage		AV _{DD} – 10		AV _{DD} + 10	mV
I _{DD(2PIX)} Normal 2-pix/clock power supply current ⁽²⁾	ODCK = 82.5 MHz, 2-pix/clock			370	mA
I _{PD} Power-down current ⁽³⁾	$\overline{\text{PD}}$ = low			10	mA
I _{PDO} Output drive power-down current ⁽³⁾	$\overline{\text{PDO}}$ = low		35		mA

- (1) Specified as dc characteristic with no overshoot or undershoot.
(2) Alternating 2-pixel black/2-pixel white pattern. ST = high, STAG = high, QE[23:0] and QO[23:0] C_L = 10 pF.
(3) Analog inputs are open circuit (transmitter is disconnected from TFP401/401A).

7.7 AC Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{ID(2)} Differential input sensitivity ⁽¹⁾		150		1560	mV _{p-p}
t _{ps} Analog input intra-pair (+ to –) differential skew ⁽⁸⁾				0.4	t _{bit} ⁽²⁾
t _{ccs} Analog input inter-pair or channel-to-channel skew ⁽⁸⁾				1	t _{pix} ⁽³⁾
t _{jitt} Worst-case differential input clock jitter tolerance ^{(8) (4)}		50			ps
t _{f1} Fall time of data and control signals ^{(5) (6)}	ST = low, C _L = 5 pF			2.4	ns
	ST = high, C _L = 10 pF			1.9	
t _{r1} Rise time of data and control signals ^{(5) (6)}	ST = low, C _L = 5 pF			2.4	ns
	ST = high, C _L = 10 pF			1.9	
t _{r2} Rise time of ODCK clock ⁽⁵⁾	ST = low, C _L = 5 pF			2.4	ns
	ST = high, C _L = 10 pF			1.9	
t _{f2} Fall time of ODCK clock ⁽⁵⁾	ST = low, C _L = 5 pF			2.4	ns
	ST = high, C _L = 10 pF			1.9	
t _{su1} Setup time, data and control signal to falling edge of ODCK	1 pixel/clock, PIXS = low, OCK_INV = low	1.8			ns
	2 pixel/clock, PIXS = high, STAG = high, OCK_INV = low	3.8			
	2 pixel and STAG, PIXS = high, STAG = low, OCK_INV = low	0.7			


7.7 AC Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{h1}	Hold time, data and control signal to falling edge of ODCK	1 pixel/clock, PIXS = low, OCK_INV = low	0.6			ns
		2 pixel and STAG, PIXS = high, STAG = low, OCK_INV = low	2.5			
		2 pixel/clock, PIXS = high, STAG = high, OCK_INV = low	2.9			
t_{su2}	Setup time, data and control signal to rising edge of ODCK	1 pixel/clock, PIXS = low, OCK_INV = high	2.1			ns
		2 pixel/clock, PIXS = high, STAG = high, OCK_INV = high	4			
		2 pixel and STAG, PIXS = high, STAG = low, OCK_INV = high	1.5			
t_{h2}	Hold time, data and control signal to rising edge of ODCK	1 pixel/clock, PIXS = low, OCK_INV = high	0.5			ns
		2 pixel and STAG, PIXS = high, STAG = low, OCK_INV = high	2.4			
		2 pixel/clock, PIXS = high, STAG = high, OCK_INV = high	2.1			
f_{ODCK}	ODCK frequency	PIX = low (1-PIX/CLK)	25		165	MHz
		PIX = high (2-PIX/CLK)	12.5		82.5	
	ODCK duty-cycle		40%	50%	60%	
$t_{pd(PDL)}$	Propagation delay time from $\overline{PD}$ low to Hi-Z outputs				9	ns
$t_{pd(PDOL)}$	Propagation delay time from $\overline{PDOL}$ low to Hi-Z outputs				9	ns
$t_{t(HSC)}$	Transition time between DE transition to SCDT low ⁽⁷⁾			1e6		t_{pix}
$t_{t(FSC)}$	Transition time between DE transition to SCDT high ⁽⁷⁾			1600		t_{pix}
$t_{d(st)}$	Delay time, ODCK latching edge to QE[23:0] data output	STAG = low, PIXS = high		0.25		t_{pix}
$t_{WL(PDL_MIN)}$	Minimum time $\overline{PD}$ is asserted low		9			ns
t_{DEL}	Minimum DE low		128			Tpixel


- (1) Specified as ac parameter to include sensitivity to overshoot, undershoot and reflection.
- (2) t_{bit} is 1/10 the pixel time, t_{pix} .
- (3) t_{pix} is the pixel time defined as the period of the RxC input clock. The period of ODCK is equal to t_{pix} in 1-pixel/clock mode or $2t_{pix}$ when in 2-pixel/clock mode.
- (4) Measured differentially at 50% crossing using ODCK output clock as trigger.
- (5) Rise and fall times measured as time between 20% and 80% of signal amplitude.
- (6) Data and control signals are QE[23:0], QO[23:0], DE, HSYNC, VSYNC, and CTL[3:1].
- (7) Link active or inactive is determined by amount of time detected between DE transitions. SCDT indicates link activity.
- (8) By characterization.

7.8 Typical Characteristics





7-1. I_{max} vs Input Frequency


8 Parameter Measurement Information




8-1. Rise and Fall Times of Data and Control Signals




8-2. Rise and Fall Times of ODCK




8-3. ODCK Frequency




8-4. Data Setup and Hold Times to Rising and Falling Edges of ODCK



8-5. ODCK High to QE[23:0] Staggered Data Output




8-6. Analog Input Intra-Pair Differential Skew




8-7. Delay From $\overline{\text{PD}}$ Low to Hi-Z Outputs



8-8. Delay From $\overline{\text{PDO}}$ Low to Hi-Z Outputs



8-9. Delay From $\overline{\text{PD}}$ Low to High Before Inputs Are Active



8-10. Minimum Time $\overline{\text{PD}}$ Low




FIG 8-11. Analog Input Channel-to-Channel Skew




FIG 8-12. Time Between DE Transitions to SCDT Low and SCDT High





FIG 8-13. Minimum DE Low and Maximum DE High

9 Detailed Description

9.1 Overview

The TFP401/401A is a digital visual interface (DVI)-compliant TMDS digital receiver that is used in digital flat panel display systems to receive and decode TMDS-encoded RGB pixel data streams. In a digital display system a host, usually a PC or workstation, contains a TMDS-compatible transmitter that receives 24-bit pixel data along with appropriate control signals and encodes them into a high-speed low-voltage differential serial bit stream fit for transmission over a twisted-pair cable to a display device. The display device, usually a flat-panel monitor, requires a TMDS-compatible receiver like the TI TFP401/401A to decode the serial bit stream back to the same 24-bit pixel data and control signals that originated at the host. This decoded data can then be applied directly to the flat-panel drive circuitry to produce an image on the display. Because the host and display can be separated by distances up to 5 meters or more, serial transmission of the pixel data is preferred. To support modern display resolutions up to UXGA, a high-bandwidth receiver with good jitter and skew tolerance is required.

9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

9.3 Feature Description

9.3.1 TMDS Pixel Data and Control Signal Encoding

TMDS stands for transition-minimized differential signaling. Only one of two possible TMDS characters for a given pixel is transmitted at a given time. The transmitter keeps a running count of the number of ones and zeros previously sent, and transmits the character that minimizes the number of transitions to approximate a dc balance of the transmission line.

Three TMDS channels are used to receive RGB pixel data during active display time, DE = high. The same three channels also receive control signals, HSYNC, VSYNC, and user-defined control signals CTL[3:1]. These control signals are received during inactive display or blanking-time. Blanking-time is when DE = low. 表 9-1 maps the received input data to the appropriate TMDS input channel in a DVI-compliant system.

表 9-1. TMDS Pixel Data and Control Signal Encoding

RECEIVED PIXEL DATA ACTIVE DISPLAY DE = HIGH	INPUT CHANNEL	OUTPUT PINS (VALID FOR DE = HIGH)
Red[7:0]	Channel-2 (Rx2 ±)	QE[23:16] QO[23:16]
Green[7:0]	Channel-1 (Rx1 ±)	QE[15:8] QO[15:8]
Blue[7:0]	Channel-0 (Rx0 ±)	QE[7:0] QO[7:0]
RECEIVED CONTROL DATA BLANKING DE = LOW	INPUT CHANNEL	OUTPUT PINS (VALID FOR DE = LOW)
CTL[3:2]	Channel-2 (Rx2 ±)	CTL[3:2]
CTL[1: 0] ⁽¹⁾	Channel-1 (Rx1 ±)	CTL1
HSYNC, VSYNC	Channel-0 (Rx0 ±)	HSYNC, VSYNC

(1) Some TMDS transmitters transmit a CTL0 signal. The TFP401/401A decodes and transfers CTL[3:1] and ignores CTL0 characters. CTL0 is not available as a TFP401/401A output.

The TFP401/401A discriminates between valid pixel TMDS characters and control TMDS characters to determine the state of active display versus blanking (for example, the state of DE).

9.3.2 TFP401/401A Clocking and Data Synchronization

The TFP401/401A receives a clock reference from the DVI transmitter that has a period equal to the pixel time, t_{pix} . The frequency of this clock is also referred to as the pixel rate. Because the TMDS encoded data on Rx[2:0] contains 10 bits per 8-bit pixel, it follows that the Rx[2:0] serial bit rate is 10 times the pixel rate. For example, the required pixel rate to support a UXGA resolution with 60-Hz refresh rate is 165 MHz. The TMDS serial bit rate is 10× the pixel rate, or 1.65 Gb/s. Due to the transmission of this high-speed digital bit stream, on three separate channels (or twisted-pair wires) of long distances (3–5 meters), phase synchronization between the data streams and the input reference clock is not assured. In addition, skew between the three data channels is common. The TFP401/401A uses a 4× oversampling scheme of the input data streams to achieve reliable synchronization with up to 1- t_{pix} channel-to-channel skew tolerance. Accumulated jitter on the clock and data lines due to reflections and external noise sources is also typical of high-speed serial data transmission; hence, the TFP401/401A design for high jitter tolerance.

The input clock to the TFP401/401A is conditioned by a phase-locked loop (PLL) to remove high-frequency jitter from the clock. The PLL provides four 10× clock outputs of different phase to locate and sync the TMDS data streams (4× oversampling). During active display, the pixel data is encoded to be transition-minimized, whereas in blank, the control data is encoded to be transition-maximized. A DVI-compliant transmitter is required to transmit in blank for a minimum period of time, 128 t_{pix} , to ensure sufficient time for data synchronization when the receiver sees a transition-maximized code. Synchronization during blank, when the data is transition-maximized, ensures reliable data-bit boundary detection. Phase synchronization to the data streams is unique for each of the three input channels and is maintained as long as the link remains active.

9.3.3 TFP401/401A TMDS Input Levels and Input Impedance Matching

The TMDS inputs to the TFP401/401A receiver have a fixed single-ended termination to AV_{DD} . The TFP401/401A is internally optimized using a laser trim process to precisely fix the impedance at 50 Ω. The device functions normally with or without a resistor on the EXT_RES pin, so it remains drop-in compatible with current sockets. The fixed impedance eliminates the need for an external resistor while providing optimum impedance matching to standard 50-Ω DVI cables.

✎ 9-1 shows a conceptual schematic of a DVI transmitter and TFP401/401A receiver connection. A transmitter drives the twisted-pair cable via a current source, usually achieved with an open-drain type output driver. The internal resistor, which is matched to the cable impedance at the TFP401/401A input, provides a pullup to AV_{DD} . Naturally, when the transmitter is disconnected and the TFP401/401A DVI inputs are left unconnected, the TFP401/401A receiver inputs pull up to AV_{DD} . The single-ended differential signal and full-differential signal is shown in ✎ 9-2. The TFP401/401A is designed to respond to differential signal swings ranging from 150 mV to 1.56 V with common-mode voltages ranging from ($AV_{DD} - 300$ mV) to ($AV_{DD} - 37$ mV).




图 9-1. TMDS Differential Input and Transmitter Connection




图 9-2. TMDS Inputs

9.3.4 TFP401A Incorporates HSYNC Jitter Immunity

Several DVI transmitters available in the market introduce jitter on the transmitted HSYNC and VSYNC signals during the TMDS encryption process. The HSYNC signal can shift by one pixel position (one clock) from nominal in either direction, resulting in up to two cycles of HSYNC shift. This jitter carries through to the DVI receiver, and if the position of HSYNC shifts continuously, the receiver can lose track of the input timing, causing pixel noise to occur on the display. For this reason, a DVI-compliant receiver with HSYNC jitter immunity should be used in all displays that could be connected to host PCs with transmitters that have this HSYNC jitter problem.

The TFP401A integrates HSYNC regeneration circuitry that provides a seamless interface to these noncompliant transmitters. The position of the data enable (DE) signal is always fixed in relation to data, irrespective of the location of HSYNC. The TFP401A receiver uses the DE and clock signals to recreate stable vertical and horizontal sync signals. The circuit filters the HSYNC output of the receiver, and HSYNC is shifted to the nearest eighth bit boundary, producing a stable output with respect to data, as shown in 图 9-3. This ensures accurate data synchronization at the input of the display timing controller.

This HSYNC regeneration circuit is transparent to the monitor and need not be removed even if the transmitted HSYNC is stable. For example, the PanelBus line of DVI 1.0 compliant transmitters, such as the TFP6422 and TFP420, do not have the HSYNC jitter problem. The TFP401A operates correctly with either compliant or noncompliant transmitters. In contrast, the TFP401 is ideal for customers who have control over the transmit portion of the design, such as bundled system manufacturers and for internal monitor use (the DVI connection between monitor and panel modules).




图 9-3. HSYNC Regeneration Timing Diagram

9.4 Device Functional Modes

9.4.1 TFP401/401A Modes of Operation

The TFP401/401A provides system design flexibility and value by providing the system designer with configurable options or modes of operation to support varying system architectures. 表 9-2 outlines the various panel modes that can be supported, along with appropriate external control pin settings.

表 9-2. TFP401/401A Modes of Operation

PANEL	PIXEL RATE	ODCK LATCH EDGE	ODCK	DFO	PIXS	OCK_INV
TFT or 16-bit DSTN	1 pix/clock	Falling	Free run	0	0	0
TFT or 16-bit DSTN	1 pix/clock	Rising	Free run	0	0	1
TFT	2 pix/clock	Falling	Free run	0	1	0
TFT	2 pix/clock	Rising	Free run	0	1	1
24-bit DSTN	1 pix/clock	Falling	Gated low	1	0	0
NONE	1 pix/clock	Rising	Gated low	1	0	1
24-bit DSTN	2 pix/clock	Falling	Gated low	1	1	0
24-bit DSTN	2 pix/clock	Rising	Gated low	1	1	1

9.4.2 TFP401/401A Output Driver Configurations

The TFP401/401A provides flexibility by offering various output driver features that can be used to optimize power consumption, ground bounce, and power-supply noise. The following sections outline the output driver features and their effects.

9.4.2.1 Output Driver Power Down

($\overline{\text{PDO}}$ = low); pulling $\overline{\text{PDO}}$ low places all the output drivers, except CTL1 and SCDT, into a high-impedance state. The SCDT output, which indicates link-disabled or link-inactive, can be tied directly to the $\overline{\text{PDO}}$ input to disable the output drivers when the link is inactive or when the cable is disconnected. An internal pullup on the $\overline{\text{PDO}}$ pin defaults the TFP401/401A to the normal nonpower-down output drive mode if left unconnected.

9.4.2.2 Drive Strength

(ST = high for high drive strength, ST = low for low drive strength). The TFP401/401A allows for selectable output drive strength on the data, control, and ODCK outputs. See the *DC Electrical Characteristics* table for the values of I_{OH} and I_{OL} current drives for a given ST state. The high output drive strength offers approximately two times the drive as the low-output drive strength.

9.4.2.3 Time-Staggered Pixel Output

This option works only in conjunction with the 2-pixel/clock mode (PIXS = high). Setting $\overline{\text{STAG}}$ = low time-staggeres the even- and odd-pixel outputs so as to reduce the amount of instantaneous current surge from the power supply. Depending on the PCB layout and design, this can help reduce the amount of system ground bounce and power-supply noise. The time stagger is such that in 2-pixel/clock mode, the even pixel is delayed from the latching edge of ODCK by $0.25 t_{\text{cip}}$. (t_{cip} is the period of ODCK. The ODCK period is $2 t_{\text{pix}}$ when in 2-pixel/clock mode).

Depending on system constraints of output load, pixel rate, panel input architecture, and board cost, the TFP401/401A drive-strength and staggered-pixel options allow flexibility to reduce system power-supply noise, ground bounce, and EMI.

9.4.2.4 Power Management

The TFP401/401A offers several system power-management features.

The output driver power down ($\overline{\text{PDO}}$ = low) is an intermediate mode which offers several uses. During this mode, all output drivers except SCDT and CTL1 are driven to a high-impedance state while the rest of the device circuitry remains active.

The TFP401/401A power down ($\overline{\text{PD}}$ = low) is a complete power down in that it powers down the digital core, the analog circuitry, and output drivers. All output drivers are placed into a Hi-Z state. All inputs are disabled except for the $\overline{\text{PD}}$ input. The TFP401/401A does not respond to any digital or analog inputs until $\overline{\text{PD}}$ is pulled high.

Both $\overline{\text{PDO}}$ and $\overline{\text{PD}}$ have internal pullups, so if left unconnected they default the TFP401/401A to normal operating modes.

9.4.2.5 Sync Detect

The TFP401/401A offers an output, SCDT, to indicate link activity. The TFP401/401A monitors activity on DE to determine if the link is active. When 1 million (1e6) pixel clock periods pass without a transition on DE, the TFP401/401A considers the link inactive, and SCDT is driven low. While SCDT is low, if two DE transitions are detected within 1600 pixel clock periods, the link is considered active, and SCDT is pulled high.

SCDT can be used to signal a system power management circuit to initiate a system power down when the link is considered inactive. The SCDT can also be tied directly to the TFP401/401A $\overline{\text{PDO}}$ input to power down the output drivers when the link is inactive. It is not recommended to use SCDT to drive the $\overline{\text{PD}}$ input, because once in complete power-down, the analog inputs are ignored and the SCDT state does not change. An external system power-management circuit to drive $\overline{\text{PD}}$ is preferred.

10 Applications and Implementation

Note

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

10.1 Application Information

The TFP401 is a DVI (Digital Visual Interface) compliant digital receiver that is used in digital flat panel display systems to receive and decode TMDS encoded RGB pixel data streams. A digital display system a host, usually a PC or workstation, contains a DVI compliant transmitter that receives 24-bit pixel data along with appropriate control signals and encodes them into a high-speed low voltage differential serial bit stream fit for transmission over a twisted-pair cable to a display device. The display device, usually a flat-panel monitor, will require a DVI compliant receiver like the TI TFP401 to decode the serial bit stream back to the same 24-bit pixel data and control signals that originated at the host. This decoded data can then be applied directly to the flat panel drive circuitry to produce an image on the display. Since the host and display can be separated by distances up to 5 meters or more, serial transmission of the pixel data is preferred. The TFP401 will support resolutions up to UXGA.

10.2 Typical Application




図 10-1. Typical Application

10.2.1 Design Requirements

For this design example, use the parameters listed in 表 10-1 as the input parameters.

表 10-1. Design Parameters

PARAMETER	VALUE
Power supply	3.3 V-DC at 1 A
Input clock	Single-ended
Input clock frequency range	25 MHz – 165 MHz
Output format	24 bits/pixel
Input clock latching	Rising edge
I ² C EEPROM support	No
De-skew	No

10.2.2 Detailed Design Procedure

10.2.2.1 Data and Control Signals

The trace length of data and control signals out of the receiver should be kept as close to equal as possible. Trace separation should be $\approx 5X$ Height. As a general rule, traces also should be less than 2.8 inches if possible (longer traces can be acceptable).

$$\text{Delay} = 85 \times \text{SQRT ER} \quad (1)$$

where

- ER = 4.35
- Relative permittivity of 50% resin FR-4 at 1 GHz
- Delay = 177 pS/inch

$$\text{Length of rising edge} = \text{TR (picoseconds)} \div \text{Delay} \quad (2)$$

where

- TR = 3 nS
- = 3000 ps $\div$ 177 ps per inch
- = 16.9 inches

$$\text{Length of rising edge} \div 6 = \text{Maximum length of trace for lumped circuit} \quad (3)$$

where

- 16.9 $\div$ 6 = 2.8 inches





FIG 10-2. Data and Control Signals Design

10.2.2.2 Configuration Options


The TFP401 can be configured in several modes depending on the required output format, for example 1-byte/clock, 2-bytes/clock, falling/rising clock edge. You can leave place holders for future configuration changes.



10-3. Configuration Options Design

10.2.2.3 Power Supplies Decoupling


Digital, analog, and PLL supplies must be decoupled from each other to avoid electrical noise on the PLL and the core.



10-4. Power Supplies Decoupling Design

10.2.3 Application Curve

Sometimes the panel does not support the same format as the graphics processor unit (GPU). In these cases the user must decide how to connect the unused bits. [Figure 10-5](#) and [Figure 10-6](#) plots show the mismatches between the 18-bit GPU and a 24-bit LCD where “x” and “y” represent the 2 LSB of the panel.



11 Power Supply Recommendations

Use solid ground planes and tie ground planes together with as many vias as is practical. This will provide a desirable return path for current. Each supply should be on separate split power planes, where each power plane should be as large an area as possible. Connect PanelBus receiver power and ground pins and all bypass caps to appropriate power or ground plane with via. Vias should be as fat and short as practical, the goal is to minimize the inductance.

- **DVDD:** Place one 0.01 μF capacitor as close as possible between each DVDD device pin (Pins 6, 38, and 67) and ground. A 22 μF tantalum capacitor should be placed between the supply and 0.01 μF capacitors. A ferrite bead should be used between the source and the 22 μF capacitor.
- **OVDD:** Place one 0.01 μF capacitor as close as possible between each OVDD device pin (Pins 18, 29, 43, 57, and 78) and ground. A 22 μF tantalum capacitor should be placed between the supply and 0.01 μF capacitors. A ferrite bead should be used between the source and the 22 μF capacitor.
- **AVDD:** Place one 0.01 μF capacitor as close as possible between each AVDD device pin (Pins 82, 84, 88, and 95) and ground. A 22 μF tantalum capacitor should be placed between the supply and 0.01 μF capacitors. A ferrite bead should be used between the source and the 22 μF capacitor.
- **PVCC:** Place three 0.01 μF capacitors in parallel as close as possible between the PVDD device pin (Pin 97) and ground. A 22 μF tantalum capacitor should be placed between the supply and 0.01 μF capacitors. A ferrite bead should be used between the source and the 22 μF capacitor.

12 Layout

12.1 Layout Guidelines

12.1.1 Layer Stack

The pinout of Texas Instruments' High Speed Interface (HSI) devices features differential signal pairs and the remaining signals comprise the supply rails, V_{CC} and ground, and lower speed signals such as control pins. As an example, consider a device X which is a repeater/re-driver, so both its inputs and outputs are high-speed differential signals. These guidelines can be applied to other high-speed devices such as drivers, receivers, multiplexers, and so forth. A minimum of four layers is required to accomplish a low EMI PCB design. Layer stacking should be in the following order (top-to-bottom): high-speed differential signal layer, ground plane, power plane and control signal layer.




图 12-1. Layer Stack

12.1.2 Routing High-Speed Differential Signal Traces (RxC–, RxC+, Rx0–, Rx0+, Rx1–, Rx1+, Rx2–, Rx2+)

Trace impedance should be controlled for optimal performance. Each differential pair should be equal in length and symmetrical and should have equal impedance to ground with a trace separation of 2X to 4X Height. A differential trace separation of 4X Height yields about 6% cross-talk (6% effect on impedance). It is recommended that differential trace routing should be side by side, though it is not important that the differential traces be tightly coupled together because tight coupling is not achievable on PCB traces. Typical ratios on PCBs are only 20-50%, and 99.9% is the value of a well-balanced twisted pair cable.

Each differential trace should be as short as possible (<2" preferably) with no 90° angles. These high-speed transmission traces should be on Layer 1 (top layer). RxC–, RxC+, Rx0–, Rx0+, Rx1–, Rx1+, Rx2–, Rx2+ signals all route directly from the DVI connector pins to the device, no external components are needed.

12.1.3 DVI Connector

Clear-out holes for connector pins should leave space between pins to allow continuous ground through the pin field. Allow enough spacing in ground plane around signal pins vias however, keep enough copper between vias to allow for ground current to flow between the vias. Avoid creating a large ground plane slot around the entire connector, minimizing the via capacitance is the goal.

12.2 Layout Example

DVI connector trace matching:




图 12-2. DVI Connector Routing

Keep data lines as far as possible from each other.





图 12-3. Data Lines Routing

Connect the thermal pad to ground.



✎ 12-4. Ground Routing

12.3 TI PowerPAD 100-TQFP Package

The TFP401/401A is packaged in TI's thermally enhanced PowerPAD 100-TQFP packaging. The PowerPAD package is a 14-mm × 14-mm × 1-mm TQFP outline with 0.5-mm lead pitch. The PowerPAD package has a specially designed die mount pad that offers improved thermal capability over typical TQFP packages of the same outline. The TI 100-TQFP PowerPAD package offers a back-side solder plane that connects directly to the die mount pad for enhanced thermal conduction. Soldering the back side of the TFP401/401A to the application board is not required thermally, because the device power dissipation is well within the package capability when not soldered. However, to minimize stress on peripheral pins, it is highly recommended to solder the thermal pad to PCB.

Soldering the back side of the device to the PCB ground plane is recommended for electrical considerations. Because the die pad is electrically connected to the chip substrate and hence to chip ground, connection of the PowerPAD's back side to a PCB ground plane helps to improve EMI, ground bounce, and power-supply noise performance. To minimize stress on peripheral pins, however, it is highly recommended to solder the thermal pad to PCB.

表 12-1 outlines the thermal properties of the TI 100-TQFP PowerPAD package. The 100-TQFP non-PowerPAD package is included only for reference.

表 12-1. TI 100-TQFP (14 mm × 14 mm × 1 mm) / 0.5-mm Lead Pitch

PARAMETER	WITHOUT PowerPAD™ Package	PowerPAD™ Package, NOT CONNECTED TO PCB THERMAL PLANE	PowerPAD™ Package, CONNECTED TO PCB THERMAL PLANE ⁽¹⁾
Theta-JA ^{(1) (2)}	45°C/W	27.3°C/W	17.3°C/W
Theta-JC ^{(1) (2)}	3.11°C/W	0.12°C/W	0.12°C/W
Maximum power dissipation ^{(1) (2) (3)}	1.6 W	2.7 W	4.3 W

- (1) Specified with 2-oz. (0.071 mm thick) Cu PCB plating
- (2) Airflow is at 0 LFM (0 m/s) (no airflow)
- (3) Measured at ambient temperature, T_A = 70°C

13 Device and Documentation Support

13.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.2 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

13.3 Trademarks

PanelBus™ and PowerPAD™ are trademarks of Texas Instruments.

HDMI™ is a trademark of HDMI Licensing Administrator, Inc.

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

13.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.5 Glossary

[TI Glossary](#)

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TFP401APZP	Active	Production	HTQFP (PZP) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401APZP
TFP401APZP.A	Active	Production	HTQFP (PZP) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401APZP
TFP401APZPG4	Active	Production	HTQFP (PZP) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401APZP
TFP401APZPR	Active	Production	HTQFP (PZP) 100	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401APZP
TFP401APZPR.A	Active	Production	HTQFP (PZP) 100	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401APZP
TFP401PZP	Active	Production	HTQFP (PZP) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401PZP
TFP401PZP.A	Active	Production	HTQFP (PZP) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401PZP
TFP401PZPG4.A	Active	Production	HTQFP (PZP) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401PZP

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TFP401A :

- Automotive : [TFP401A-Q1](#)
- Enhanced Product : [TFP401A-EP](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TFP401APZPR	HTQFP	PZP	100	1000	330.0	24.4	17.0	17.0	1.5	20.0	24.0	Q2


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TFP401APZPR	HTQFP	PZP	100	1000	350.0	350.0	43.0

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (μm)	P1 (mm)	CL (mm)	CW (mm)
TFP401APZP	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45
TFP401APZP.A	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45
TFP401APZPG4	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45
TFP401PZP	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45
TFP401PZP.A	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45
TFP401PZPG4.A	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45

GENERIC PACKAGE VIEW


PZP 100

PowerPAD™ TQFP - 1.2 mm max height

14 x 14 mm Pkg Body, 0.5 mm pitch
16 x 16 mm Pkg Area


PLASTIC QUAD FLATPACK

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



PZP (S-PQFP-G100)

PowerPAD™ PLASTIC QUAD FLATPACK



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.

THERMAL PAD MECHANICAL DATA

PZP (S-PQFP-G100)


PowerPAD™ PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



4206333-2/L 05/14


NOTE: A. All linear dimensions are in millimeters

Tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

PZP (S-PQFP-G100)

PowerPAD™ PLASTIC QUAD FLATPACK



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated