















JAJSEB2-DECEMBER 2017

TCAN4420 極性コントロール付きCANトランシーバ

特長

- ISO 11898-2 (2016)の物理層標準の要件に合致
- SW (スイッチ)ピンによりガイドの極性を外部か ら制御
 - CANバスの極性を通常(デフォルト)または逆構成 に切り替えるため使用可能

デュアル電源

- CANドライバおよびレシーバ用の5V V_{CC} ピン
- RXD、TXD、SWピンの電源用の2.8V~5V V_{IO} ピン

広い動作範囲

- ±46Vのバス障害保護
- ±12V同相
- 周囲温度範囲-40℃~125℃

保護機能

- 最高±12kVのHBM ESD保護
- V_{CC}およびV_{IO}電源の低電圧保護
- TXD優先タイムアウト(TXD DTO) 最低9.2kbps のデータ・レートに対応
- サーマル・シャットダウン保護機能(TSD)

電源非接続時の最適化動作

- バスおよびロジック端子は高インピーダンス (動作中のバスまたはアプリケーションに無負荷)
- 電源オンまたはオフ時のグリッチ・フリー動作
- 短いループ時間: 150ns

2 アプリケーション

- ビルディング・オートメーション
 - ビルのセキュリティ・ゲートウェイ
 - HVACゲートウェイおよびシステム・コントローラ
 - エレベータのメイン・パネル

3 概要


TCAN4420は高速のコントローラ・エリア・ネットワーク (CAN)トランシーバで、ISO 11898-2 (2016)の物理層標 準の要件仕様に合致しています。このデバイスは、SW ピンを経由してマイクロコントローラでCANバスの極性を外 部から制御することもできます。TCAN4420には多くの保 護機能が組み込まれているため、デバイスとCANネット ワークの堅牢性が実現されます。V_{IO}ピンにより、2.8V~ 5VのMCUおよびI/Oに対応しています。

製品情報(1)

型番	パッケージ	本体サイズ(公称)
TCAN4420	SOIC (D) (8)	4.90mm×3.91mm

(1) 利用可能なすべてのバリアントについては、このデータシートの末 尾にある注文情報を参照してください。

機能ブロック図



Copyright © 2017, Texas Instruments Incorporated



目次

1	特長1		8.2 Functional Block Diagrams	14
2	アプリケーション1		8.3 Feature Description	14
3	概要1		8.4 Device Functional Modes	16
4	改訂履歴	9	Application and Implementation	18
5	Pin Configuration and Functions		9.1 Application Information	18
6	Specifications4		9.2 Typical Application	18
U	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	21
	6.2 ESD Ratings	11	Layout	22
	6.3 ESD Ratings Specifications		11.1 Layout Guidelines	
	6.4 Recommended Operating Conditions		11.2 Layout Example	
	6.5 Thermal Information	12	デバイスおよびドキュメントのサポート	24
	6.6 Power Supply Characteristics		12.1 デバイス・サポート	<mark>2</mark> 4
	6.7 AC and DC Electrical Characteristics		12.2 ドキュメントの更新通知を受け取る方法	<mark>2</mark> 4
	6.8 Timing Requirements 7		12.3 コミュニティ・リソース	24
	6.9 Typical Characteristics9		12.4 商標	<u>2</u> 4
7	Parameter Measurement Information 10		12.5 静電気放電に関する注意事項	24
8	Detailed Description		12.6 Glossary	24
•	8.1 Overview	13	メカニカル、パッケージ、および注文情報	<mark>24</mark>

4 改訂履歴


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

日付	改訂内容	注
2017年12月	*	初版



www.ti.com JAJSEB2-DECEMBER 2017

5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
TXD	1	Logic Input	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
GND	2	Ground	Ground connection
V _{CC}	3	Power	5 V ±10% supply voltage
RXD	4	Logic Output	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
V _{IO}	5	Power	Transceiver I/O level shifting supply voltage
CANL	6	Bus I/O	Low level CAN bus input/output line
CANH	7	Bus I/O	High level CAN bus input/output line
SW	8	Logic Input	Polarity switch pin. Set to low for normal polarity (default), and high to reverse the polarity of the CAN pins

TEXAS INSTRUMENTS

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	-0.3	6	
V_{IO}	Supply voltage select for I/O level shifter	-0.3	6	
V_{BUS}	CAN Bus I/O voltage (CANH, CANL)	-46	46	V
V _{Logic_Input}	Logic input terminal voltage	-0.3	6	
V_{RXD}	RXD output terminal voltage range	-0.3	6	
I _{O(RXD)}	RXD output current		8	mA
T_J	Operating virtual junction temperature range, packaged units	-40	150	
T _A	Ambient temperature	-40	125	°C
T _{STG}	Storage temperature	-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

6.2 ESD Ratings

				VALUE	UNIT
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Clastrostatia diacharga	Human-body model (HBM), per AEC Q100-002	All pins ⁽¹⁾	±4000	.,
V _(ESD)	SD) Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	All pins ⁽²⁾	±750	V

⁽¹⁾ Tested in accordance to AEC-Q100-002.

6.3 ESD Ratings Specifications

				VALUE	UNIT
	Electrostatic discharge ⁽¹⁾	Human bodt model (HBM) CAN bus terminal (CANH, CANL)		±12000	V
	IEC 61400-4-2 according to IBEE CAN EMC test spec ⁽²⁾	CANH and CANL terminals to GND ⁽³⁾ (4)		±8000	V
V _(ESD)	IEC 61400-4-2 Air Discharge (2)	CANH and CANL terminals to GND ⁽³⁾ (4)	±15000	٧	
	ISO7637 Transients according to IBEE CAN EMC test spec ⁽⁵⁾		Pulse 1	-100	V
		CAN bus terminals (CANH, CANL)	Pulse 2	75	V
			Pulse 3a	-150	V

⁽¹⁾ System level ESD test, results given here were performed at the system level with appropriate external components such TVS diodes. Different system level configurations may lead to different results.

⁽²⁾ Tested in accordance to AEC-Q100-011.

⁽²⁾ IEC 61000-4-2 is a system level ESD test. Results given here are specific to the IBEE CAN EMC Test specification conditions. Different system level configurations may lead to different results.

⁽³⁾ IÉC 61000-4-2 is a system level ESD test. Results given here were performed at the system level with appropriate external components such TVS diodes. Different system level configurations may lead to different results.

⁽⁴⁾ Testing performed in accordance with 3rd party IBEE Zwickau test method.

⁽⁵⁾ ISO7637 is a system level transient test. Results given here are specific to the IBEE CAN EMC Test specification conditions. Different system level configurations may lead to different results.



www.ti.com JAJSEB2 – DECEMBER 2017

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	٧
V _{IO}	Supply Voltage for I/O Level Shifter	2.8		5.5	V
I _{OH(RXD)}	RXD terminal HIGH level output current	-2			mA
I _{OL(RXD)}	RXD terminal LOW level output current			2	mA
T _A	Operational free-air temperature (see Thermal Characteristics table)	-40		125	°C

6.5 Thermal Information

		TCAN4420		
	THERMAL METRIC ⁽¹⁾	SOIC	UNIT	
		8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	114	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	48.2	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	59.2	°C/W	
Ψ_{JT}	Junction-to-top characterization parameter	9.5	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	58.1	°C/W	
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	_	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.6 Power Supply Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Dominant	See \boxtimes 6, TXD = 0 V, R _L = 60 Ω , C _L = open,		55	70	
	Supply Current Normal	Dominant	See \boxtimes 6, TXD = 0 V, R _L = 50 Ω , C _L = open,		60	80	A
ICC	Mode	Dominant with bus Fault	See \boxtimes 6, TXD = 0 V, STBx = 0 V, CANH = -25 V, R _L = open, C _L = open		100	180	mA
		Recessive	See \boxtimes 6, TXD = V _{CC} , R _L = 60 Ω , C _L = open, R _{CM} = open, S or STB = 0 V		10	20	
LIV		Under voltage detection on V _{CC} for protected mode		3.5		4.4	V
UV _{vcc}		Hysteresis voltage			200		mV
UV_{VIO}		Under voltage de	tection on V _{IO} for protected mode	1.3		2.7	٧
P _D	Average Power Dissapation	kHz, 25% duty cy	$T_{\rm J} = 25^{\circ}{\rm C}, \ R_{\rm L} = 60 \ \Omega, \ {\rm Input \ to \ TXD \ at \ 250}$ cle square wave, $C_{\rm L_{\rm RXD}} = 15 \ {\rm pF}. \ {\rm Typical}$ and the square wave at 500 kbps with 25% transmission		115		
		500 kHz, 50% du Typical high load	$T_J = 150^{\circ}$ C, $R_L = 50 \Omega$. Input to TXD at ty cycle square wave, $C_{L,RXD} = 15 \text{ pF}$. CAN operating conditions at 1 Mbps with (domiant) rate and loaded network.		268		mW
Thermal	Thermal Shutdown Temperature				185		°C
Thermal	Shutdown Hysterisis				15		C

6.7 AC and DC Electrical Characteristics

All typical values are at 25°C and supply voltages of V_{CC} = 5 V. R_L = 60 Ω over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Driver Elec	ctrical Characteristics						
V	Bus output voltage	CANH	See 🗵 8 and 🗵 9, TXD = 0 V, R _L = 60 Ω,	2.75		4.5	V
$V_{O(D)}$	(dominant)	CANL	C _L = open, R _{CM} = open	0.5		2.25	V
V _{O(R)}	Bus output voltage (recessiv	/e)	See \boxtimes 6 and \boxtimes 9, TXD = V _{CC} , R _L = open (no load), R _{CM} = open	2	0.5 x V _{CC}	3	V
V	Differential output valtage (Iominant)	See \boxtimes 6 and \boxtimes 9, TXD = 0 V, 50 Ω ≤ R _L ≤ 65 Ω , C _L = open, R _{CM} = open 4.75 V ≤ V _{CC} ≤ 5.25 V	1.5		3	V
$V_{OD(D)}$	Differential output voltage (dominant)		See \boxtimes 6 and \boxtimes 9, TXD = 0 V, 50 $\Omega \le R_L$ \le 65 Ω , C_L = open, R_{CM} = open $4.5 \text{ V} \le V_{CC} \le 5.5 \text{ V}$	1.3		3.2	V
V	Differential output voltage (recessive)		See \boxtimes 6 and \boxtimes 9, TXD = V _{CC} , R _L = 60 Ω , C _L = open, R _{CM} = open	-120		12	mV
$V_{OD(R)}$			See \boxtimes 6 and \boxtimes 9,TXD = V _{CC} , R _L = open, C _L = open, R _{CM} = open	-50		50	mV
V_{SYM}	Output symmetry (dominant or recessive) (V _{CC} - V _{O(CANH)} - V _{O(CANL)})		See \boxtimes 6 and \boxtimes 9, R_L = 60 Ω , C_L = open, R_{CM} = open	-400		400	mV
	Short-circuit steady-state output current,		See \boxtimes 6 and \boxtimes 12, $V_{(CAN_H)} \le -5 \text{ V}$, CANL = open, TXD = 0 V	-115			mA
I _{OS(DOM)}	Dominant		See 図 6 and 図 12, V _(CAN_L) = 40 V, CANH = open, TXD = 0 V			115	mA
I _{OS(REC)}	Short-circuit steady-state ou Recessive	itput current,	See \boxtimes 6 and \boxtimes 12, -27 V \leq V _{BUS} \leq 32 V, V _{BUS} = CANH = CANL	-5		5	mA
Receiver E	Electrical Characteristics						
V _{IT}	Input threshold voltage			500		900	mV
V_{HYS}	Hysteresis voltage for input	threshold	See 図 10		120		mV
V _{CM}	Common Mode Range			-12		12	V
I _{IOFF(LKG)}	Power-off (unpowered) bus current	input leakage	CANH = CANL = 5 V, V_{CC} to GND via 0 Ω		5		μΑ



www.ti.com

AC and DC Electrical Characteristics (continued)

All typical values are at 25°C and supply voltages of V_{CC} = 5 V. R_L = 60 Ω over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Cı	Input capacitance to ground (CANH or CANL)			40		pF
C _{ID}	Differential input capacitance	TVD		20		pF
R _{ID}	Differential input resistance	$TXD = V_{CC} = V_{IO}$	20		80	kΩ
R _{IN}	Single Ended Input resistance (CANH or CANL)		10		40	kΩ
R _{IN(M)}	Input resistance matching: [1 – (R _{IN(CANH)} / R _{IN(CANL)})] × 100 %	$V_{(CAN_H)} = V_{(CAN_L)} = 5 \text{ V}$	-1%		1%	
V _{IO} PIN						
V _{IO}	Supply voltage on V _{IO} pin		2.8		5.5	V
	Overally system of the North	RXD pin floating, TXD = 0 V			350	μA
I _{IO}	Supply current on V _{IO} pin	RXD pin floating, TXD = 5			50	μA
TXD Termi	nal (CAN Transmit Data Input)	•				
V _{IH}	High-level input voltage		0.7V _{IO}			V
V _{IL}	Low-level input voltage				0.3V _{IO}	V
I _{IH}	High-level input leakage current	$V_{TXD} = V_{IO} = V_{CC} = 5.5 \text{ V}$	-2.5	0	1	μA
I _{IL}	Low-level input leakage current	$V_{TXD} = 0 \text{ V}, V_{CC} = 5.5 \text{ V}$	-200		-6	μA
I _{LKG(OFF)}	Unpowered leakage current	$V_{TXD} = 5.5 \text{ V}, V_{IO} = V_{CC} = 0 \text{ V}$	-1	0	1	μA
Cı	Input Capacitance	$V_{IN} = 0.4 \times \sin(2 \times M \times 2 \times 10^6 \times t) + 2.5$		20		pF
RXD Pin (C	CAN Receive Data Output)					
V _{OH}	High-level input voltage	See ☑ 10, I _O = -2 mA	0.8V _{IO}			V
V _{OL}	Low-level input voltage	See ☑ 10, I _O = -2 mA			0.2V _{IO}	V
I _{LKG(OFF)}	Unpowered leakage current	$V_{RXD} = 5.5 \text{ V}, V_{IO} = V_{CC} = 0 \text{ V}$	-1	0	1	μA
SW Pin (Po	plarity Switch Input)					
V _{IH}	High-level input voltage		0.7V _{IO}			V
V _{IL}	Low-level input voltage				0.3V _{IO}	V
I _{IH}	High-level input leakage current	$SW = V_{IO} = V_{CC} = 5.5 \text{ V}$	0.5		20	μA
I _{IL}	Low-level input leakage current	SW = 0 V, V _{CC} = 5.5 V	-1		1	μA
I _{LKG(OFF)}	Unpowered leakage current	$SW = 5.5 \text{ V}, V_{IO} = V_{CC} = 0 \text{ V}$	-1	0	1	μA

6.8 Timing Requirements

			MIN	NOM	MAX	UNIT
Switching Characte	eristics					
t _{pHR}	Propagation delay time, high TXD to Driver Recessive	See ⊠ 9,		50		
t _{pLD}	Propagation delay time, low TXD to Driver Dominant	Typical Conditions for DS: $R_L = 60 \Omega$, $C_L = 100 pF$, $R_{CM} = open$	40			ns
t _{sk(p)}	Pulse skew (t _{pHR} - t _{pLD})			10		
t _R	Differential output signal rise time		25			
t _F	Differential output signal fall time		25			
t _{TXD_DTO}	Dominant time out ⁽¹⁾	See 🗵 13, R _L = 60 Ω, C _L = open	1.2		4	ms

⁽¹⁾ The TXD dominant time out (t_{TXD_DTO}) disables the driver of the transceiver once the TXD has been dominant longer than t_{TXD_DTO}, which releases the bus lines to recessive, preventing a local failure from locking the bus dominant. The driver may only transmit dominant again after TXD has been returned HIGH (recessive). While this protects the bus from local faults, locking the bus dominant, it limits the minimum data rate possible. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the t_{TXD_DTO} minimum, limits the minimum bit rate. The minimum bit rate may be calculated by: Minimum Bit Rate = 11/t_{TXD_DTO} = 11 bits / 1.2 ms = 9.2 kbps.



Timing Requirements (continued)


			MIN	NOM	MAX	UNIT
t _{pRH}	Propagation delay time, bus recessive input to high RXD_INT output			50		
t _{pDL}	Propagation delay time, bus dominant input to RXD low output	See ☑ 10 C _{L(RXD)} = 15 pF Typical Conditions for DS: CANL	50			ns
t _R	Differential output signal rise time	= 1.5 V, CANH = 3.5 V				
t _F	Differential output signal fall time		8			1
Device Switching Cha	aracteristics					
t _(LOOP1)	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant (2)	See \boxtimes 10 Typical Conditions: R _L = 60 Ω , C _L = 100 pF, C _{L(RXD)} = 15 pF			150	ns
t _(LOOP2)	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to receissive (2)	See \boxtimes 10 Typical Conditions: R _L = 60 Ω , C _L = 100 pF, C _{L(RXD)} = 15 pF			150	
t _{MODE}	Mode change time from normal configuration to reverse				300	μs
t _{UV_RE-ENABLE}	Re-enable time after UV event	See 2 10. Time for device to return to normal operation from UV _{VCC} and UV _{VIO} under voltage event	300			μs

⁽²⁾ Time span from signal edge on TXD input to next signal edge with same polarity on RXD output, the maximum of delay of both signal edges is to be considered.



www.tij.co.jp JAJSEB2 – DECEMBER 2017

6.9 Typical Characteristics



7 Parameter Measurement Information





図 6. Bus States (Physical Bit Representation)



☑ 7. Common Mode Bias Unit and Receiver




図 8. Supply Test Circuit



JAJSEB2 - DECEMBER 2017 www.tij.co.jp

Parameter Measurement Information (continued)




図 9. Driver Test Circuit and Measurement




図 10. Receiver Test Circuit and Measurement




図 11. UV Re-enable Time after UV Event



Parameter Measurement Information (continued)




図 12. Transmitter and Receiver Timing Behavior Test Circuit and Measurement




図 13. TXD_INT Dominant Time Out Test Circuit and Measurement

www.tij.co.jp

Parameter Measurement Information (continued)




図 14. Driver Short-Circuit Current Test and Measurement

JAJSEB2 – DECEMBER 2017 www.tij.co.jp

TEXAS INSTRUMENTS

8 Detailed Description

8.1 Overview

The TCAN4420 is a high-speed CAN transceiver that meets the specifications of the ISO 11898-2 (2016) High Speed CAN (Controller Are Network) physical layer standards. It includes many protection features providing device and CAN network robustness. It also allows for the polarity of the CAN pins to be controlled externally by a micro-controller through the use of the polarity switch pin, SW.


The CAN bus has two logical states during operation: recessive and dominant. See 🗵 6 and 🗵 7.

A recessive bus state occurs when the bus is biased to a common mode of $V_{CC}/2$ via the receivers bias unit. Recessive is equivalent to logic high on the TXD pin and is typically a differential voltage on the bus of approximately 0 V.

A dominant bus state occurs when the bus is driven differentially by one or more drivers. The driver produces a current which flows through the termination resistors on the bus and generates a differential voltage. Dominant is equivalent to logic low on the TXD pin and is a differential voltage on the bus greater than the minimum required threshold for a CAN dominant.

The host microprocessor of the CAN node uses the TXD terminal, pin 1, to drive the bus and receives data from the bus via the RXD terminal, pin 4. The TCAN4420 integrates level shifting capabilities into the RXD output via the V_{IO} pin. This feature eliminates the need for an additional level shifter between the host microprocessor and the RXD output of the CAN transceiver.

8.2 Functional Block Diagrams



Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 TXD Dominant Time Out (DTO)

The TXD DTO circuit prevents the local node from blocking network communication in event of a hardware or software failure where TXD is held dominant longer than the time out period t_{TXD_DTO} . The DTO circuit timer starts on a falling edge on TXD. The DTO circuit disables the CAN bus driver if no rising edge is seen before the timeout period expires. This frees the bus for communication between other nodes on the network. The CAN driver is re-activated when a recessive signal is seen on the TXD terminal, thus clearing the TXD DTO condition. The receiver and RXD terminal still reflect activity on the CAN bus, and the bus terminals are biased to the recessive level during a TXD dominant timeout.

www.tii.co.ip JAJSEB2 – DECEMBER 2017

Feature Description (continued)

8.3.2 CAN Bus Short Circuit Current Limiting

The TCAN4420 has several protection features that limit the short circuit current when a CAN bus line is shorted. These include CAN driver current limiting (dominant and recessive). During CAN communication the bus switches between dominant and recessive states, thus the short circuit current may be viewed either as the current during each bus state or as a DC average current. For system current and power considerations in the termination resistors and common mode choke ratings the average short circuit current should be used. The percentage dominant is limited by the TXD dominant time out and CAN protocol which has forced state changes and recessive bits such as bit stuffing, control fields, and inter frame space. These ensure there is a minimum recessive amount of time on the bus even if the data field contains a high percentage of dominant bits.

The short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. The average short circuit current may be calculated using 式 1.

$$I_{OS(AVG)} = \text{\%Transmit x } [(\text{\%REC_Bits x } I_{OS(SS) REC}) + (\text{\%DOM_Bits x } I_{OS(SS) DOM})] + [\text{\%Receive x } I_{OS(SS) REC}]$$
(1)

Where:

- I_{OS(AVG)} is the average short circuit current
- %Transmit is the percentage the node is transmitting CAN messages
- %Receive is the percentage the node is receiving CAN messages
- %REC_Bits is the percentage of recessive bits in the transmitted CAN messages
- %DOM Bits is the percentage of dominant bits in the transmitted CAN messages,
- I_{OS(SS)} REC is the recessive steady state short circuit current
- I_{OS(SS)} DOM is the dominant steady state short circuit current.



The short circuit current and possible fault cases of the network should be taken into consideration when sizing the power ratings of the termination resistance, other network components, and the power supply used to generate V_{CC} .

8.3.3 Thermal Shutdown

If the junction temperature of the device exceeds the thermal shut down threshold of 170°C the device turns off the CAN driver circuitry thus blocking the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature of the device drops below the thermal shutdown temperature of the device. If the fault condition that caused the thermal shutdown is still present, the temperature may rise again and the device enters thermal shut down again. Prolonged operation with thermal shutdown conditions may affect device reliability. The thermal shutdown circuit includes hysteresis to avoid oscillation of the driver output.



During thermal shutdown the CAN bus driver is turned off thus no transmission is possible from TXD to the bus. The CAN bus terminals are biased to recessive level during a thermal shutdown, and the receiver to RXD path remains operational.

8.3.4 Under Voltage Lockout (UVLO) and Unpowered Device

The V_{CC} and V_{IO} supply terminals have under voltage detection circuitry which places the device in a protected mode if an under voltage fault occurs. This protects the bus during an under voltage event on these terminals. If V_{IO} is under voltage the RXD terminal is tri-stated (high impedance) and the device does not pass any signals from the bus. If V_{CC} supply is lost, or has a brown out that triggers the UVLO, the device transitions to a protected mode. See $\frac{1}{8}$ 1.

If V_{IO} drops below UV_{VIO} under voltage detection, the transceiver switches off and disengage from the bus until V_{IO} has recovered.



Feature Description (continued)

The device is designed to be an "ideal passive" or "no load" to the CAN bus if the device is unpowered. The bus terminals (CANH, CANL) have extremely low leakage currents when the device is unpowered, so they do not load the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains operational. Logic terminals also have low leakage currents when the device is unpowered, so they do not load other circuits which may remain powered.

表 1. Under Voltage Lockout Protection

V _{cc}	V _{IO}	DEVICE STATE	BUS	RXD
> UV _{VCC}	> UV _{VIO}	Normal	Per TXD	Mirrors Bus
< UV _{VCC}	> UV _{VIO}	Protected	High Impedance	High (Recessive)
> UV _{VCC}	< UV _{VIO}	Protected	High Impedance	High Impedance
< UV _{VCC}	< UV _{VIO}	Protected	High Impedance	High Impedance

注

Once an under voltage condition is cleared and the V_{CC} supply has returned to valid level the device typically needs t_{MODE} to transition to normal operation. The host processor should not attempt to send or receive messages until this transition time has expired.

8.3.4.1 V_{IO} Supply PIN

A separate V_{IO} supply pin is supported on this device. This pin should be connected to the supply voltage of the microcontroller, see \boxtimes 17 and \boxtimes 18. This sets the signal levels for TXD, RXD and SW pins to the I/O level of the microcontroller.

8.4 Device Functional Modes

8.4.1 Polarity Configuration

The device supports two polarity configurations on the CAN pins. For a conventional (normal) CAN connection, connect SW pin to GND. Allow for a time interval equal to t_{MODE} after changing the SW pin, before reading the bus or the RXD pin. To support a reverse connection of the CAN pins, connect the SW pin to V_{IO} . This approach enables compatibility with existing boards that already use this pin (pin 8) to be connected to GND for normal operation. See 表 2.

表 2. Polarity Configurations

SW Pin	Device Polarity	V _{OD} (TX) or V _{ID} (RX)
LOW	Normal	= CANH-CANL
HIGH	Reverse	= CANL-CANH

8.4.2 Normal Polarity Mode

This is the normal configuration of the device. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver is translating a digital input on TXD to a differential output on CANH and CANL. The receiver is translating the differential signal from CANH and CANL to a digital output on RXD. Normal Mode is enabled when there is a logic low on the SW pin.

8.4.3 Reverse Polarity Mode

The TCAN4420 supports a reverse polarity configuration when the SW pin is connected to supply. In this configuration, both the driver and receiver remain fully operational, the key difference being that both V_{OD} and V_{ID} are now defined as the difference between CANL and CANH pins as indicated in 表 2. Also see Table 表 3 and 表 4 for the pin voltage levels in this configuration.

www.tij.co.jp JAJSEB2 – DECEMBER 2017

8.4.4 Driver and Receiver Function

The digital logic input and output levels for these devices are TTL levels with respect to V_{IO} for compatibility with protocol controllers having 2.8 V to 5 V logic or I/O.

表 3 and 表 4 provide the states of the CAN driver and CAN receiver in each mode.

表 3. Driver Function Table

DEVICE MODE	TXD INPUT ⁽¹⁾	BUS OUT	DRIVEN BUS	
DEVICE MODE	I XD INPUT	CANH	CANL	STATE ⁽³⁾
Normal	L	Н	L	Dominant
Normal	H or Open	Z	Z	Biased Recessive
Davissa	L	L	Н	Dominant
Reverse	H or Open	Z	Z	Biased Recessive

- (1) H = high level, L = low level
- (2) H = high level, L = low level, Z = high Z receiver bias
- (3) For Bus state and bias see 2 7

表 4. Receiver Function Table

DEVICE MODE	CAN DIFFERENTIAL INPUTS V _{ID} = V _{CANH} - V _{CANL}	BUS STATE	RXD TERMINAL ⁽¹⁾
Normal: V _{ID} = V _{CANH} - V _{CANL} Reverse: V _{ID} = V _{CANL} - V _{CANH}	V _{ID} ≥ 0.9 V	Dominant	L
	$0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$	Undefined	Undefined
	V _{ID} ≤ 0.5 V	Recessive	Н

(1) H = high level, L = low level

8.4.5 Floating Terminals

The TCAN4420 has internal pull ups and pull downs on critical terminals to place the device into known states if the terminal floats. See 表 5 for details on terminal bias conditions

表 5. Terminal Bias

TERMINAL	PULL UP or PULL DOWN	COMMENT
TXD	Pull up	Weakly biases TXD toward recessive to prevent bus blockage or TXD DTO triggering
SW	Pull down	Weakly biases SW terminal towards GND to use the default (normal) polarity configuration

注

The internal bias should not be relied upon as only termination, especially in noisy environments but should be considered a failsafe protection. Special care needs to be taken when the device is used with MCUs which implement open drain outputs. TXD is weakly internally pulled up. The TXD pull up strength and CAN bit timing require special consideration when this device is used with an open drain TXD output on the microprocessor CAN controller. An adequate external pull up resistor must be used to ensure that the TXD output of the microprocessor maintains adequate bit timing input to the CAN transceiver.

JAJSEB2 – DECEMBER 2017 www.tij.co.jp



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

These CAN transceivers are typically used in applications with a host microprocessor or FPGA that includes the data link layer portion of the CAN protocol. Below are typical application configurations for both 5 V and 3.3 V microprocessor applications. The bus termination is shown for illustrative purposes.

9.2 Typical Application




図 15. Typical CAN Bus Application

9.2.1 Design Requirements

9.2.1.1 Bus Loading, Length and Number of Nodes

A typical CAN application can have a maximum bus length of 40 meters and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes require a transceiver with high input impedance such as the TCAN4420 transceiver.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO11898-2 standard. They made system level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems level specifications are ARINC825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.

A CAN network system design is a series of tradeoffs. In ISO 11898-2 the driver differential output is specified with a $60-\Omega$ bus load where the differential output must be greater than 1.5 V. The TCAN4420 is specified to meet the 1.5 V requirement across this load and is specified to meet 1.3-V differential output at $50-\Omega$ bus load. The differential input resistance of this family of transceiver is a minimum of $20~k\Omega$. If 67 of these transceivers are in parallel on a bus, this is equivalent to an $300-\Omega$ differential load in parallel with the $60~\Omega$ bus termination which gives a total bus load of $50~\Omega$. Therefore, this family theoretically supports over 67 transceivers on a single bus segment with margin to the 0.9-V minimum differential input voltage requirement at each receiving node. However, for network design, margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is much lower. Bus length may also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes on the bus, and significantly lowered data rate.

www.tij.co.jp JAJSEB2 – DECEMBER 2017

Typical Application (continued)

This flexibility in network design is one of its key strengths allowing for these system level network extensions and additional standards to build on the typical CAN bus length parameters. However, when using this flexibility the network system designer must take the responsibility of good network design to ensure robust network operation.

9.2.2 Detailed Design Procedure

9.2.2.1 CAN Termination

The ISO 11898 standard specifies the interconnect to be a twisted-pair cable (shielded or unshielded) with $120-\Omega$ characteristic impedance (Z_O). Resistors equal to the characteristic impedance of the line must be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop lines, stubs, connecting nodes to the bus must be kept as short as possible to minimize signal reflections. The termination may be on the cable or in a node, but if nodes may be removed from the bus, the termination must be carefully placed so that it is not removed from the bus

Termination may be a single $120-\Omega$ resistor at the end of the bus either on the cable or in a terminating node. If filtering and stabilization of the common mode voltage of the bus is desired, then split termination may be used, see 216. Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltages.





図 16. CAN Bus Termination Concepts

The TCAN4420 transceiver supports both 5-V only applications and applications where level shifting is needed for a 3.3-V microcontroller. See ☑ 17 and ☑ 18 for application examples.

JAJSEB2 – DECEMBER 2017 www.tij.co.jp


TEXAS INSTRUMENTS

Typical Application (continued)



Copyright © 2017, Texas Instruments Incorporated

図 17. Typical CAN Bus Application Using TCAN4420 with 5 V μ C



Copyright © 2017, Texas Instruments Incorporated

Δ 18. Typical CAN Application Using TCAN4420 with 3.3 V μC

www.tij.co.jp JAJSEB2 – DECEMBER 2017

Typical Application (continued)

9.2.3 Application Curves




図 19. I_{CC} Dominant Current over V_{CC} Supply Voltage

10 Power Supply Recommendations

The TCAN4420 device is designed to operate with a main V_{CC} input voltage supply range between 4.5 V and 5.5 V. The device also has an IO level shifting supply input, V_{IO} , designed for a range between 2.8 V and 5.5 V. To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100-nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.



11 Layout

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design.

11.1 Layout Guidelines

- Place the protection and filtering circuitry as close to the bus connector, J1, to prevent transients, ESD and noise from propagating onto the board. In this layout example a transient voltage suppression (TVS) device, D1, has been used for added protection. The production solution can be either bi-directional TVS diode or varistor with ratings matching the application requirements. This example also shows optional bus filter capacitors C3 and C4. Additionally (not shown) a series common mode choke (CMC) can be placed on the CANH and CANL lines between the TCAN4420 transceiver and connector J1.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Use supply (V_{CC}) and ground planes to provide low inductance.



High-frequency currents follows the path of least impedance and not the path of least resistance.

- Use at least two vias for supply (V_{CC}) and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.
- Bypass capacitors should be placed as close as possible to the supply terminals of transceiver, examples are C1 on the V_{CC} supply and C5 on the V_{IO} supply.
- Bus termination: this layout example shows split termination. This is where the termination is split into two
 resistors, R6 and R7, with the center or split tap of the termination connected to ground via capacitor C2. Split
 termination provides common mode filtering for the bus. When bus termination is placed on the board instead
 of directly on the bus, additional care must be taken to ensure the terminating node is not removed from the
 bus thus also removing the termination. See the application section for information on power ratings needed
 for the termination resistor(s).
- To limit current of digital lines, serial resistors may be used. Examples are R2, R3, and R4. These are not required.
- Pin 1: R1 is shown optionally for the TXD input of the device. If an open drain host processor is used, this is mandatory to ensure the bit timing into the device is met.
- Pin 5: A bypass capacitor should be placed as close to the pin as possible (example C5). A voltage must be applied to the V_{IO} for normal operation.
- Pin 8: is shows the SW terminal with R4 and R5 as optional resistors. The SW terminal can also be tied to an IO for soft polarity configuration.

www.tij.co.jp

11.2 Layout Example




図 20. Example Layout

TEXAS INSTRUMENTS

12 デバイスおよびドキュメントのサポート

12.1 デバイス・サポート

このデバイスは、次のCAN標準に準拠しています。必要なものの中核は、このシステム仕様に含まれていますが、これらの標準を参照し、不一致部分は指摘して検討する必要があります。このドキュメントには、必要なすべての基本事項が記載されています。ただし、CANについて、プロトコルも含めて完全に理解するには、これらの追加資料が役立ちます。CANプロトコルの詳細は、この物理層(トランシーバ)仕様の範囲外です。

12.1.1 デバイスの項目表記

CANトランシーバの物理層の標準には、次のものがあります。

- ISO11898-2 高速メディア・アクセス・ユニット(最初の高速CANトランシーバ標準)
- ISO11898-5 低消費電力モード付きの高速メディア・アクセス・ユニット(いくつかの仕様について、-2標準の電気的なスーパーセットであり、低消費電力モードでのバスによるウェークアップ機能が新たに追加されています)

準拠テストの要件

- "A Comprehensible Guide to Controller Area Network", Wilfried Voss, Copperhill Media Corporation
- "CAN System Engineering: From Theory to Practical Applications"、第2版、2013年、Dr. Wolfhard Lawrenz、Springer

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。



静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。 高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。




D0008B



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SOIC



NOTES:


- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15], per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



EXAMPLE BOARD LAYOUT

D0008B

SOIC - 1.75 mm max height



NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.tij.co.jp JAJSEB2 - DECEMBER 2017

EXAMPLE STENCIL DESIGN

D0008B

SOIC - 1.75 mm max height



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TCAN4420DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4420
TCAN4420DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4420

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN4420DR	SOIC	D	8	2500	330.0	15.4	6.4	5.2	2.1	8.0	12.0	Q1
TCAN4420DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 27-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCAN4420DR	SOIC	D	8	2500	336.6	336.6	41.3
TCAN4420DR	SOIC	D	8	2500	353.0	353.0	32.0

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated