TCAN1462-Q1

TCAN1462-Q1 車載用、フォルト保護 CAN FD トランシーバ、信号改善機能 (SIC) およびスタンバイ モード付き

1 特長

- AEC Q100 (グレード 1): 車載アプリケーション認定済
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可
- ISO 11898-2:2016 および CiA 601-4 規格の要件に
- Classical CAN および最大 8Mbps の CAN FD
 - 複雑なトポロジでのリンギング効果を低減することに より、バス信号をアクティブに改善
 - Classic CAN ネットワークでの使用に対する下位 互換性
- V_{IO} レベル シフト対応:1.7V~5.5V
- 動作モード
 - 通常モード
 - リモートウェイクアップ要求をサポートする、低消費 電力スタンバイ モード
- 電源非接続時のパッシブ動作
 - バスおよびロジック端子は高インピーダンス (動作 中のバスまたはアプリケーションに無負荷)
 - ホットプラグ対応:バスおよび RXD 出力での電源 オン/オフ時のグリッチ フリー動作
 - フローティング論理ピンと低電圧電源条件における デバイスの動作を定義
- 保護機能
 - バスピンの IEC ESD 保護
 - CAN バスの障害耐性:±58V
 - V_{CC} および V_{IO} (V バージョンのみ) 電源端子の低 電圧保護
 - TXD ドミナント状態タイムアウト (TXD DTO)
 - サーマル シャットダウン保護 (TSD)
- SOIC (8)、小型フットプリント SOT23 (8)、自動光学検 査 (AOI) 性能を向上させたウェッタブル フランクのリー ドレス 3mm x 3mm VSON (8) パッケージで供給

2 アプリケーション

- 車載ゲートウェイ
- 先進運転支援システム (ADAS)
- ボディ・エレクトロニクス / 照明
- ハイブリッド、電気、パワートレイン・システム
- 車載インフォテインメントおよびクラスタ

3 概要

TCAN1462-Q1 は、ISO 11898-2:2016 高速 CAN 仕様 と CiA 601-4 信号改善機能 (SIC) 仕様の物理層の要件 を満たす高速 CAN トランシーバです。このデバイスは、ド ミナントとリセッシブのエッジで信号リンギングを低減し、複 雑なネットワークトポロジで高いスループットを実現しま す。信号改善機能を活用すると、アプリケーションは複数 の未終端のスタブを持つ大規模ネットワークで 2Mbps で 動作または 5Mbps 以降で動作することで、CAN FD (フ レキシブル データ レート) の真のメリットを引き出すことが できます。

このデバイスは、CiA 601-4 が規定するタイミング仕様を 満たしており、通常の CAN FD トランシーバと比較して、 はるかに厳密なビットタイミング対称性を備えています。こ の結果、より大きなタイミング ウィンドウを使用して正しいビ ットをサンプリングし、リンギングとビット歪みを本質的に持 つ大きく複雑なスター ネットワークでエラー フリーの通信 を実現できます。

これらのデバイスは、TCAN1046A-Q1 や TCAN1042-Q1 など、8 ピンの CAN FD トランシーバとピン互換です。


「V」接尾辞付きの TCAN1462-Q1 には、V_{IO} ロジック電 源ピン経由の内部ロジックレベル変換が搭載されており、 **1.8V、2.5V、3.3V** のコントローラと直接接続できます。こ れらのトランシーバは低消費電力スタンバイモードをサポ ートしており、ISO 11898-2:2016 に定義されたウェイクア ップ パターン (WUP) に準拠した CAN バスによるリモート ウェイクアップが可能です。このデバイスファミリは、低電 圧検出、サーマル シャットダウン (TSD)、ドライバ ドミナン ト タイムアウト (TXD DTO)、±58V のバス フォルト保護な どの多くの保護機能も備えています。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイズ ⁽²⁾
	SOT-23 (DDF)	2.9 mm × 2.8mm
TCAN1462-Q1	VSON (DRB)	3mm × 3 mm
	SOIC (D)	4.9 mm × 6mm

- (1) 供給されているすべてのパッケージについては、セクション 12 を 参照してください。
- (2) パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。





概略ブロック図



Table of Contents

1 特長 1	8.2 Functional Block Diagram18
2 アプリケーション1	8.3 Feature Description19
3 概要1	8.4 Device Functional Modes23
4 Device Comparison Table3	9 Application and Implementation25
5 Pin Configurations and Functions4	9.1 Application Information
6 Specifications5	9.2 Typical Application25
6.1 Absolute Maximum Ratings5	9.3 System Examples28
6.2 ESD Ratings5	9.4 Power Supply Recommendations28
6.3 ESD Ratings, IEC Transients5	9.5 Layout29
6.4 Recommended Operating Conditions6	10 Device and Documentation Support30
6.5 Thermal Characteristics6	10.1 Receiving Notification of Documentation Updates30
6.6 Supply Characteristics6	10.2 サポート・リソース30
6.7 Dissipation Ratings7	10.3 商標30
6.8 Electrical Characteristics7	10.4 静電気放電に関する注意事項30
6.9 Switching Characteristics9	10.5 用語集30
6.10 Typical Characteristics12	11 Revision History30
7 Parameter Measurement Information13	12 Mechanical, Packaging, and Orderable
8 Detailed Description16	Information30
8.1 Overview	

4 Device Comparison Table

Device Number	Bus Fault Protection	Low voltage I/O Logic Support on Pin 5	Pin 8 Mode Selection
TCAN1462-Q1	± 58 V	No	Low Power Standby Mode with
TCAN1462V-Q1	± 58 V	Yes	Remote Wake



5 Pin Configurations and Functions




図 5-1. SOIC (D) and SOT-23 (DDF)
Package, 8 Pin
(Top View)




図 5-2. VSON (DRB) Package, 8 Pin (Top View)

表 5-1. Pin Functions

PINS		TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
TXD	1	Digital Input	CAN transmit data input, integrated pull-up
GND	2	GND	Ground connection
V _{CC}	3	Supply	5 V supply voltage
RXD	4	Digital Output	CAN receive data output, tristate when powered off
V _{IO}	5	Supply	Logic supply voltage
NC			No Connect (not internally connected); Devices without V _{IO}
CANL	6	Bus IO	Low-level CAN bus input/output line
CANH	7	Bus IO	High-level CAN bus input/output line
STB	8	Digital Input	Standby mode control input, integrated pull-up
Thermal Pad (VSON only)		_	Electrically connected to GND, connect the thermal pad to the printed circuit board (PCB) ground plane for thermal relief

Copyright © 2024 Texas Instruments Incorporated

4

6 Specifications

6.1 Absolute Maximum Ratings

(1) (2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.3	6	V
V _{IO}	Supply voltage IO level shifter (Devices with the "V" suffix)	-0.3	6	V
V _{BUS}	CAN bus IO voltage range on CANH and CANL	-58	58	V
V _{DIFF}	Max differential voltage between CANH and CANL V _{DIFF} = (CANH - CANL)	-45	45	V
V _{Logic_Input}	Logic pin input voltage (TXD, STB)	-0.3	6	V
V _{RXD}	Logic output voltage range (RXD)	-0.3	6	V
I _{O(RXD)}	RXD output current	-8	8	mA
T _J	Junction temperature	-40	165	°C
T _{STG}	Storage temperature	-65	165	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

				VALUE	UNIT
V _{ESD}			HBM classification level 3A for all pins	±4000	V
	Electrostatic discharge		HBM classification level 3B for global pins CANH and CANL with respect to GND	±10000	V
		Charged-device model (CDM), per AEC Q100-011 CDM classification level C5 for all pins		±750	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 ESD Ratings, IEC Transients

				VALUE	UNIT
	V _{ESD} System level electrostatic discharge	CAN bus terminals (CANH, CANL) to GND	SAE J2962-2 per ISO 10605 Powered contact discharge	±8000	V
V _{ESD}			SAE J2962-2 per ISO 10605 Powered air discharge	±15000	V
			IEC 62228-3 per ISO 10605	±8000	V
			Pulse 1	-100	V
	ISO 7637-2 Transient immunity ⁽¹⁾		Pulse 2a	75	V
V _{Tran}	130 7037-2 Hansient infiniting		Pulse 3a	-150	V
· IIali		-	Pulse 3b	100	V
	Direct capacitor coupling, SAE J2962-2 per ISO 7637-3 ⁽²⁾		DCC slow transient pulse	±30	V

⁽¹⁾ Tested according to IEC 62228-3:2019 CAN Transceivers, Section 6.3; standard pulses parameters defined in ISO 7637-2 (2011)

5

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

⁽²⁾ Tested according to SAE J2962-2



6.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IO}	Supply voltage for IO level shifter (Devices with V _{IO})	1.7		5.5	V
I _{OH(RXD)}	RXD terminal high-level output current	-1.5			mA
I _{OL(RXD)}	RXD terminal low-level output current			1.5	mA
TJ	Junction temperature	-40		150	°C

6.5 Thermal Characteristics

THERMAL METRIC(1)			TCAN1462(V)-Q1			
		D (SOIC)	DDF (SOT)	DRB (VSON)	UNIT	
R _{⊙JA}	Junction-to-ambient thermal resistance	120	115.3	52.8	°C/W	
R _{OJC(top)}	Junction-to-case (top) thermal resistance	57.8	56.2	58.9	°C/W	
R _{⊙JB}	Junction-to-board thermal resistance	64.2	38	25.2	°C/W	
Ψ_{JT}	Junction-to-top characterization parameter	13.1	1.8	1.8	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	63.3	37.7	25.2	°C/W	
$R_{\Theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	-	_	9.3	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.6 Supply Characteristics

parameters valid over recommended operating conditions with -40°C \leq T_J \leq 150°C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V (for devices with V_{IO}), Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Dominant	TXD = 0 V, STB = 0 V R_L = 60 Ω , C_L = open See \boxtimes 7-1		45	70	mA
	Supply current normal	Dominant	TXD = 0 V, STB = 0 V R_L = 50 Ω , C_L = open See \boxtimes 7-1		49	80	mA
	mode	Recessive	TXD = V_{IO} , STB = 0 V R_L = 50 Ω , C_L = open See \boxtimes 7-1		4.5	8	mA
		Dominant with bus fault	TXD = 0 V, STB = 0 V CANH = CANL = ± 25 V R _L = open, C _L = open See $\boxed{2}$ 7-1			130	mA
Icc			TXD = STB = V_{IO} , R_L = 50 Ω , C_L = open, Tj <= 85 °C, See \boxtimes 7-1			0.6	
	Supply current standby mo V_{IO})	de (devices with	TXD = STB = V_{IO} , R_L = 50 Ω , C_L = open, Tj <= 125 °C, See \boxtimes 7-1		0.2	2	μA
			TXD = STB = V_{IO} , R_L = 50 Ω , C_L = open, Tj <= 150 °C, See \boxtimes 7-1			5	
			TXD = STB = V_{CC} , R_L = 50 Ω , C_L = open, Tj <= 85 °C, See \boxtimes 7-1			14	
	Supply current standby mo V_{IO})	de (devices without	TXD = STB = V_{CC} , R_L = 50 Ω , C_L = open, Tj <= 125 °C, See \boxtimes 7-1			16	μA
			TXD = STB = V_{CC} , R_L = 50 Ω, C_L = open, T_j <= 150 °C, See \boxtimes 7-1			21	μ, (

Product Folder Links: TCAN1462-Q1

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

6

6.6 Supply Characteristics (続き)

parameters valid over recommended operating conditions with -40°C \leq T_J \leq 150°C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V (for devices with V_{IO}), Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	IO supply current normal	Dominant	$\begin{aligned} \text{TXD} &= 0 \text{ V, STB} = 0 \text{ V} \\ \text{R}_{L} &= 60 \Omega, \text{ C}_{L} = \text{open} \\ \text{RXD floating} \end{aligned}$		125	300	μА
	mode	Recessive	$\begin{aligned} \text{TXD} &= \text{V}_{\text{IO}}, \text{STB} = 0 \text{ V} \\ \text{R}_{\text{L}} &= 60 \Omega, \text{ C}_{\text{L}} = \text{open} \\ \text{RXD floating} \end{aligned}$		25	48	μА
I _{IO} Devices with V _{IO}	IO supply current standby mode		$\begin{aligned} \text{TXD} &= \text{V}_{\text{IO}}, \text{STB} &= \text{V}_{\text{IO}} \\ \text{R}_{\text{L}} &= 60 \; \Omega, \; \text{C}_{\text{L}} = \text{open} \\ \text{RXD floating}, \; \text{Tj} &<= 85 \; ^{\circ}\text{C} \end{aligned}$			13.5	
			$\begin{aligned} \text{TXD} &= \text{V}_{\text{IO}}, \text{STB} &= \text{V}_{\text{IO}} \\ \text{R}_{\text{L}} &= 60 \; \Omega, \; \text{C}_{\text{L}} = \text{open} \\ \text{RXD floating}, \; \text{Tj} &<= 125 \; ^{\circ}\text{C} \end{aligned}$		8.5	15	μΑ
			$\begin{aligned} \text{TXD} &= \text{V}_{\text{IO}}, \text{STB} = \text{V}_{\text{IO}} \\ \text{R}_{\text{L}} &= 60 \ \Omega, \ \text{C}_{\text{L}} = \text{open} \\ \text{RXD floating}, \ \text{Tj} &<= 150 \ ^{\circ}\text{C} \end{aligned}$			16	
UV _{CC(R)}	Undervoltage detection V _{C0}	_C rising	Ramp up		4.2	4.4	V
UV _{CC(F)}	Undervoltage detection on	V _{CC} falling	Ramp down	3.5	4		V
UV _{IO(R)}	Undervoltage detection V_{IO} rising (Devices with V_{IO})		Ramp up		1.6	1.65	V
$UV_{IO(F)}$	Undervoltage detection on with V _{IO})	V _{IO} falling (Devices	Ramp down	1.4	1.5		V

6.7 Dissipation Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _D	Average power dissipation	$\begin{array}{l} V_{CC}=5~V,~V_{IO}=3.3~V,~T_{J}=27^{\circ}C,~R_{L}=60\Omega,\\ C_{L_RXD}=15~pF\\ TXD~input=250~kHz~50\%~duty~cycle~square\\ wave \end{array}$		60		mW
	Normal mode	$\begin{aligned} &V_{CC}=5.5\text{ V},\text{ V}_{IO}=5.5\text{ V},\text{ T}_{J}=150^{\circ}\text{C},\text{ R}_{L}=50\Omega,\\ &C_{L_RXD}=15\text{ pF}\\ &TXD\text{ input}=2.5\text{ MHz }50\%\text{ duty cycle square}\\ &\text{wave} \end{aligned}$		120		mW
T _{TSD}	Thermal shutdown temperature			192		°C
T _{TSD_HYS}	Thermal shutdown hysteresis			10		C

6.8 Electrical Characteristics

parameters valid over recommended operating conditions with -40°C \leq T_J \leq 150°C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V, Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Driver Elec	ctrical Characteristics						
	Dominant output voltage	CANH	TXD = 0 V, STB = 0 V	2.75		4.5	V
V _{O(DOM)}	normal mode	CANL	$ 50 Ω ≤ R_L ≤ 65 Ω, C_L = open, $ See $ ℤ 7-2 $ and $ ℤ 8-5 $	0.5		2.25	٧
V _{O(REC)}	Recessive output voltage normal mode	CANH and CANL	$\begin{aligned} \text{TXD} &= \text{V}_{\text{IO}}, \text{STB} = 0 \text{ V} \\ \text{R}_{\text{L}} &= \text{open (no load)}, \text{C}_{\text{L}} &= \text{open}, \\ \text{See} & \boxtimes 7\text{-2 and } \boxtimes 8\text{-5} \end{aligned}$	2	0.5 V _{CC}	3	V
V _{SYM}	Driver symmetry (V _{O(CANH)} + V _{O(CANL)})/V _{CC}		TXD = 250 kHz, 1 MHz, 2.5 MHz, STB = 0 V R_L = 60, C_{SPLIT} = 4.7 nF, C_L = open, See \boxtimes 7-2 and \boxtimes 9-2	0.9		1.1	V/V
V _{SYM_DC}	DC output symmetry (V _{CC} - V _{O(CANL)})		STB = 0 V R_L = 60 Ω , C_L = open, See \boxtimes 7-2 and \boxtimes 8-5	-400		400	mV
R _{ID(DOM)}	Differential input resistance	in dominant phase	TXD= 0 V, STB = 0 V, See ⊠ 8-2		40		Ω

資料に関するフィードバック(ご意見やお問い合わせ)を送信

1



6.8 Electrical Characteristics (続き)

parameters valid over recommended operating conditions with -40°C \leq T_J \leq 150°C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V, Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
R _{ID(ACTIVE_RE}	Differential input resistance i drive phase	n active recessive	Duration from TXD low-to-high edge to elapse of active recessive drive period (t _{SIC_TX_base}), See ⊠ 8-2		100	Ω
			TXD = 0 V, STB = 0 V $50 \Omega \le R_L \le 65 \Omega$, C_L = open, See \boxtimes 7-2 and \boxtimes 8-5	1.5	3	V
$V_{OD(DOM)}$	Differential output voltage normal mode Dominant	CANH - CANL	TXD = 0 V, STB = 0 V $45 \Omega \le R_L \le 70 \Omega$, C_L = open, See \boxtimes 7-2 and \boxtimes 8-5	1.4	3.3	V
			TXD = 0 V, STB = 0 V R_L = 2240 Ω , C_L = open, See \boxtimes 7-2 and \boxtimes 8-5	1.5	5	V
V	Differential output voltage normal mode	CANH - CANL	TXD = V_{IO} , STB = 0 V R_L = 60 Ω , C_L = open, See \boxtimes 7-2 and \boxtimes 8-5	-120	12	mV
V _{OD(REC)}	Recessive	CAINH - CAINL	$\begin{aligned} TXD &= V_{IO}, STB = 0 V \\ R_{L} &= open, C_{L} = open, \\ See & \boxtimes 7\text{-}2 and \boxtimes 8\text{-}5 \end{aligned}$	-50	50	mV
		CANH	TXD = STB = V _{IO}	-0.1	0.1	V
V _{O(STB)}	Bus output voltage standby mode	CANL	R _L = open , C _L = open,	-0.1	0.1	V
mode	mode	CANH - CANL	See 図 7-2 and 図 8-5	-0.2	0.2	V
	Short-circuit bus output curre	ent, TXD is	$V_{(CANH)}$ = -15 V to 40 V, CANL = open, TXD = 0 V or V_{IO} or 250 kHz, 2.5 MHz square wave, See \boxtimes 7-7 and \boxtimes 8-5	-115	115	mA
I _{OS}	dominant or recessive or togglin		$V_{(CAN_L)}$ = -15 V to 40 V, CANH = open, TXD = 0 V or V_{IO} or 250 kHz, 2.5 MHz square wave, See \boxtimes 7-7 and \boxtimes 8-5	-115	115	mA
Receiver Elec	ctrical Characteristics					
V _{IT}	Input threshold voltage norm	al mode	-12 V ≤ V _{CM} ≤ 12 V, STB= 0 V, See 図 7-3 and 表 8-6	500	900	mV
V _{IT(STB)}	Input threshold standby mod		-12 V ≤ V _{CM} ≤ 12 V, STB= V _{IO} , See 図 7-3 and 表 8-6	400	1150	mV
V_{DOM}	Normal mode dominant state voltage range	e differential input	-12 V ≤ V _{CM} ≤ 12 V, STB= 0 V, See 図 7-3 and 表 8-6	0.9	9	V
V _{REC}	Normal mode recessive state voltage range	e differential input	-12 V ≤ V _{CM} ≤ 12 V , STB= 0 V, See 図 7-3 and 表 8-6	-4	0.5	V
$V_{\text{DOM(STB)}}$	Standby mode dominant sta voltage range	te differential input	STB = V_{IO} , -12 V ≤ V_{CM} ≤ 12 V, See \boxtimes 7-3 and $\overline{\otimes}$ 8-6	1.15	9	V
V _{REC(STB)}	Standby mode recessive sta voltage range		STB = V_{IO} , -12 V ≤ V_{CM} ≤ 12 V, See \boxtimes 7-3 and \bigotimes 8-6	-4	0.4	V
V _{HYS}	Hysteresis voltage for input t mode		-12 V ≤ V _{CM} ≤ 12 V, STB= 0 V, See 図 7-3 and 表 8-6		100	mV
V _{CM}	Common mode range norma modes		See 図 7-3 and 表 8-6	-12	12	
I _{LKG(IOFF)}	Unpowered bus input leakage		CANH = CANL = 5 V, V _{CC} = V _{IO} = GND		5	<u> </u>
CI	Input capacitance to ground	<u> </u>	TXD = V _{IO}		40	<u> </u>
C _{ID}	Differential input capacitance	9			20	pF
R _{ID}	Differential input resistance	$TXD = V_{IO} STB = 0 V - 12 V \le V_{CM} \le 12 V$	90	kΩ		
R _{IN}	Single ended input resistand (CANH or CANL)	e	Delta V/Delta I	20	45	kΩ
R _{IN(M)}	Input resistance matching [1 – (R _{IN(CANH)} / R _{IN(CANL)})] ×		$V_{(CAN_H)} = V_{(CAN_L)} = 5 \text{ V}$	–1	1	%
	I (CAN Transmit Data Input)	1				
V _{IH}	High-level input voltage		Devices without V _{IO}	0.7 V _{CC}		V

Copyright © 2024 Texas Instruments Incorporated

8

6.8 Electrical Characteristics (続き)

parameters valid over recommended operating conditions with -40°C \leq T_J \leq 150°C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V, Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	High-level input voltage	Devices with V _{IO}	0.7 V _{IO}			V
V _{IL}	Low-level input voltage	Devices without V _{IO}			0.3 V _{CC}	V
V _{IL}	Low-level input voltage	Devices with V _{IO}			0.3 V _{IO}	V
I _{IH}	High-level input leakage current	$TXD = V_{CC} = V_{IO} = 5.5 V$	-2.5	0	1	μA
I _{IL}	Low-level input leakage current	TXD = 0 V, V _{CC} = V _{IO} = 5.5 V	-200	-100	-20	μA
I _{LKG(OFF)}	Unpowered leakage current	TXD = 5.5 V, V _{CC} = V _{IO} = 0 V	-1	0	1	μA
Cı	Input capacitance	$V_{IN} = 0.4 \times \sin(2 \times \pi \times 2 \times 10^6 \times t) + 2.5 \text{ V}$		5		pF
RXD Termi	inal (CAN Receive Data Output)					
V _{OH}	High-level output voltage	Devices without V_{IO} $I_{O} = -1.5$ mA, See \boxtimes 7-3	0.8 V _{CC}			V
V _{OH}	High-level output voltage	I_O = -1.5 mA, Devices with V_{IO} See \boxtimes 7-3	0.8 V _{IO}			٧
V _{OL}	Low-level output voltage	Devices without V _{IO} I _O = 1.5 mA, See ⊠ 7-3			0.2 V _{CC}	V
V _{OL}	Low-level output voltage	Devices with V_{IO} I_{O} = 1.5 mA, Devices with V_{IO} See \boxtimes 7-3			0.2 V _{IO}	V
I _{LKG(OFF)}	Unpowered leakage current	RXD = 5.5 V, V _{CC} = V _{IO} = 0 V	-1	0	1	μA
STB Term	inal (Standby Mode Input)	,	'			
V _{IH}	High-level input voltage	Devices without V _{IO}	0.7 V _{CC}			V
V _{IH}	High-level input voltage	Devices with V _{IO}	0.7 V _{IO}			V
V _{IL}	Low-level input voltage	Devices without V _{IO}			0.3 V _{CC}	V
V _{IL}	Low-level input voltage	Devices with V _{IO}			0.3 V _{IO}	V
I _{IH}	High-level input leakage current	V _{CC} = V _{IO} = STB = 5.5 V	-2		2	μA
I _{IL}	Low-level input leakage current	V _{CC} = V _{IO} = 5.5 V, STB = 0 V	-20		-2	μA
I _{LKG(OFF)}	Unpowered leakage current	STB = 5.5V, V _{CC} = V _{IO} = 0 V	-1	0	1	μA

6.9 Switching Characteristics

parameters valid over recommended operating conditions with -40°C \leq T_J \leq 150°C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V, Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device Switchin	ng Characteristics					
		See \boxtimes 7-4 , normal mode, V _{IO} = 4.5 V to 5.5 V, R _L = 60 Ω , C _L = 100 pF, C _{L(RXD)} = 15 pF		95	145	ns
	Total loop delay, driver input (TXD) to receiver	15 pF See ☑ 7-4 , normal mode, V _{IO} = 2.25 V		100	155	ns
TPROP(LOOP1)	output (RXD), recessive to dominant		105	170	ns	
		See \boxtimes 7-4 , normal mode, V _{IO} = 1.71 V to 1.89 V, R _L = 60 Ω , C _L = 100 pF, C _{L(RXD)} = 15 pF		120	190	ns

資料に関するフィードバック(ご意見やお問い合わせ)を送信

9



6.9 Switching Characteristics (続き)

parameters valid over recommended operating conditions with -40°C \leq T_J \leq 150°C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V, Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		See \boxtimes 7-4 , normal mode, V_{IO} = 4.5 V to 5.5 V, R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF		110	150	ns
^t PROP(LOOP2)	Total loop delay, driver input (TXD) to receiver	See \boxtimes 7-4 , normal mode, V_{IO} = 3 V to 3.6 V, R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF		115	160	ns
	output (RXD), dominant to recessive	See \boxtimes 7-4 , normal mode, V_{IO} = 2.25 V to 2.75 V, R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF		120	175	ns
		See \boxtimes 7-4 , normal mode, V_{IO} = 1.71 V to 1.89 V, R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF		135	190	ns
t _{MODE}	Mode change time, from normal to standby or from standby to normal	See ⊠ 7-5			30	μs
WK_FILTER	Filter time for a valid wake-up pattern	See 図 8-7	0.5		1.8	μs
t _{WK_TIMEOUT}	Bus wake-up timeout value	See ⊠ 8-7	0.8		6	ms
Tstartup	Time duration after V _{CC} or V _{IO} hass cleared rising undervoltage threshold, and device can resume normal operation				1.5	ms
T _{filter(STB)}	Filter on STB pin to filter out any glitches		0.5	1	2	μs
Driver Switching	Characteristics				'	
		See \boxtimes 7-2 , STB = 0 V, R _L = 60 Ω , C _L = 100 pF, V _{IO} = 4.5 V to 5.5 V		50	70	ns
t _{prop(TxD-busrec)}	Propagation delay time, low-to-high TXD edge to driver recessive (dominant to recessive)	See \boxtimes 7-2 STB = 0 V, R _L = 60 Ω, C _L = 100 pF, V _{IO} = 3 V to 3.6 V		50	70	ns
		See 🗵 7-2 STB = 0 V, R _L = 60 Ω, C _L = 100 pF, V _{IO} = 2.25 V to 2.75 V		55	75	ns
		See 🗵 7-2 STB = 0 V, R _L = 60 Ω, C _L = 100 pF, V _{IO} = 1.71 V to 1.89 V		55	80	ns
		See \boxtimes 7-2 , STB = 0 V, R _L = 60 Ω , C _L = 100 pF, V _{IO} = 4.5 V to 5.5 V		45	75	ns
t can in	Propagation delay time, high-to-low TXD edge to	See \boxtimes 7-2 STB = 0 V, R _L = 60 Ω, C _L = 100 pF, V _{IO} = 3 V to 3.6 V		50	75	ns
[[] prop(TxD-busdom)	driver dominant (recessive to dominant)	See \boxtimes 7-2 STB = 0 V, R _L = 60 Ω , C _L = 100 pF, V _{IO} = 2.25 V to 2.75 V		50	80	ns
		See 🗵 7-2 STB = 0 V, R _L = 60 Ω, C _L = 100 pF, V _{IO} = 1.71 V to 1.89 V		55	80	ns
t _{sk(p)}	Pulse skew (t _{prop(TxD-busrec)} - t _{prop(TxD-busdom)})	STB = 0 V, R_L = 60 Ω , C_L = 100 pF, See \boxtimes 7-2		3.5	10	ns
t _R	Differential output signal rise time	See \boxtimes 7-2 , STB = 0 V, R _L = 60 Ω , C _L = 100 pF		20	30	ns
t _F	Differential output signal fall time	See \boxtimes 7-2 , STB = 0 V, R _L = 60 Ω , C _L = 100 pF		30	40	ns
t _{TXD_DTO}	Dominant timeout	See \boxtimes 7-6 , R _L = 60 Ω , C _L = 100 pF, STB = 0 V	1.2	,	4.0	ms
Receiver Switchi	ng Characteristics					
		See 🗵 7-3 , STB = 0 V, C _{L(RXD)} = 15 pF, V _{IO} = 4.5 V to 5.5 V		60	85	ns
toron/hugros BVD)	Propagation delay time, bus recessive input to RXD	See 🗵 7-3 STB = 0 V, C _{L(RXD)} = 15 pF, V _{IO} = 3 V to 3.6 V		65	95	ns
[[] prop(busrec-RXD)	high output (dominant to recessive)	See Z 7-3 STB = 0 V, C _{L(RXD)} = 15 pF, V _{IO} = 2.25 V to 2.75 V		70	105	ns
		See 🗵 7-3 STB = 0 V, C _{L(RXD)} = 15 pF, V _{IO} = 1.71 V to 1.89 V		80	110	ns

Copyright © 2024 Texas Instruments Incorporated

10

6.9 Switching Characteristics (続き)

parameters valid over recommended operating conditions with -40°C \leq T_J \leq 150°C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V, Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		See 🗵 7-3 , STB = 0 V, C _{L(RXD)} = 15 pF, V _{IO} = 4.5 V to 5.5 V		50	75	ns
t	Propagation delay time, bus dominant input to RXD	See 🗵 7-3 STB = 0 V, C _{L(RXD)} = 15 pF, V _{IO} = 3 V to 3.6 V		50	80	ns
[[] prop(busdom-RXD)	low output (recessive to dominant)	See 🗵 7-3 STB = 0 V, C _{L(RXD)} = 15 pF, V _{IO} = 2.25 V to 2.75 V		55	90	ns
		See 🗵 7-3 STB = 0 V, C _{L(RXD)} = 15 pF, V _{IO} = 1.71 V to 1.89 V		65	110	ns
t _R	RXD output signal rise time	See ⊠ 7-3 , STB = 0 V,		8	20	ns
t _F	RXD output signal fall time	C _{L(RXD)} = 15 pF		7	25	ns
Signal Improvem	ent Timing Characteristics					
t _{SIC_TX_base}	Signal improvement time TX-based	Time from rising edge of the TXD signal to the end of the signal improvement phase	230	340	530	ns
$\Delta t_{Bit(Bus)}$	Transmitted bit width variation	TXD <= 5Mbps square wave, $\Delta t_{Bit(Bus)}$ = $t_{Bit(Bus)}$ - $t_{Bit(TxD)}$ STB = 0 V, R _L = 60 Ω , C _L = 100 pF, See \boxtimes 7-4	-10		10	ns
$\Delta t_{BIT(RxD)}$	Received bit width variation	$\begin{split} & \text{TXD} <= 5 \text{Mbps square wave, } \Delta t_{\text{Bit(RxD)}} = \\ & t_{\text{Bit(RxD)}} \cdot t_{\text{Bit(TxD)}} \\ & \text{STB} = 0 \text{ V, } R_{\text{L}} = 60 \Omega, C_{\text{L}} = 100 \text{ pF,} \\ & C_{\text{L(RXD)}} = 15 \text{ pF, See } \boxtimes 7\text{-4} \end{split}$	-30		20	ns
Δt_{REC}	Receiver timing symmetry	TXD <= 5Mbps square wave, Δt_{REC} = $t_{Bit(RXD)} \cdot t_{Bit(Bus)}$ STB = 0 V, $C_{L(RXD)}$ = 15 pF, See \boxtimes 7-4	-20		15	ns
FD Timing Chara	cteristics					
	Bit time on CAN bus output pins with t _{BIT(TXD)} = 500 ns		490		510	ns
t _{BIT(BUS)}	Bit time on CAN bus output pins with $t_{BIT(TXD)}$ = 200 ns	See W 7.4 STD - 0.V D - 60.0 C -	190		210	ns
	Bit time on CAN bus output pins with t _{BIT(TXD)} = 125 ns ⁽¹⁾	See \boxtimes 7-4 , STB = 0 V, R _L = 60 Ω, C _L = 100 pF, C _{L(RXD)} = 15 pF	115		135	ns
	Bit time on RXD output pins with t _{BIT(TXD)} = 500 ns		470		520	ns
t _{BIT(RXD)}	Bit time on RXD output pins with $t_{BIT(TXD)} = 200 \text{ ns}$		170		220	ns
	Bit time on RXD output pins with $t_{BIT(TXD)} = 125 \text{ ns}^{(1)}$		95		145	ns
	Receiver timing symmetry with t _{BIT(TXD)} = 500 ns	See 🗵 7-4 , R _L = 60 Ω, C _L = 100 pF,	-20		15	ns
Δt _{REC}	Receiver timing symmetry with t _{BIT(TXD)} = 200 ns	C _{L(RXD)} = 15 pF	-20		15	ns
	Receiver timing symmetry with t _{BIT(TXD)} = 125 ns ⁽¹⁾	$\Delta t_{REC} = t_{BIT(RXD)} - t_{BIT(BUS)}$	-20		15	ns


⁽¹⁾ Measured during characterization and not an ISO 11898-2:2016 parameter

資料に関するフィードバック(ご意見やお問い合わせ)を送信

11



6.10 Typical Characteristics





7 Parameter Measurement Information




図 7-1. I_{CC} Test Circuit




図 7-2. Driver Test Circuit and Measurement




図 7-3. Receiver Test Circuit and Measurement






図 7-4. Transmitter and Receiver Timing Behavior Test Circuit and Measurement

Copyright © 2024 Texas Instruments Incorporated






図 7-5. t_{MODE} Test Circuit and Measurement




図 7-6. TXD Dominant Timeout Test Circuit and Measurement




図 7-7. Driver Short-Circuit Current Test and Measurement

8 Detailed Description

8.1 Overview

The devices meet or exceed the specifications of the ISO 11898-2:2016 high speed CAN (Controller Area Network) physical layer standard and CiA 601-4 Signal Improvement capability (SIC) specification. The devices are data rate agnostic making them backward compatible for supporting classical CAN applications while also supporting CAN FD networks up to 8Mbps. These devices have standby mode support which puts the transceiver in ultra-low current consumption mode. Upon receiving a valid wake-up pattern (WUP) on the CAN bus, the device signals to the microcontroller through the RXD pin. The MCU can then put the device into normal mode using the STB pin.

The TCAN1462V-Q1 has two separate supply rails, V_{CC} bus-side supply and V_{IO} logic supply for logic-level translation for interfacing directly to 1.8V, 2.5V, 3.3V, or 5V controllers.

8.1.1 Signal Improvement

Signal improvement is an additional capability added to CAN FD transceiver that enhances the maximum data rate achievable in complex star topologies by minimizing signal ringing. Signal ringing is the result of reflections caused by impedance mismatch at various points in a CAN network due to the nodes that act as stubs.

An example of a complex network is shown in \boxtimes 8-1.




図 8-1. CAN Network: Star topology

Recessive-to-dominant signal edge is usually clean as it is strongly driven by the transmitter. Transmitter output impedance of CAN transceiver is ~50 Ω and matches to the network characteristic impedance. For a regular CAN FD transceiver, dominant-to-recessive edge is when the driver output impedance goes to ~60 k Ω and signal reflected back experiences impedance mismatch which causes ringing. TCAN1462-Q1 resolves this issue by TX-based Signal improvement capability (SIC). The device continues to drive the bus recessive until $t_{SIC_TX_base}$ so that reflections die down and recessive bit is clean at sampling point. In the active recessive phase, transmitter output impedance is low (~100 Ω). After this phase is over and device goes to passive recessive phase, driver output impedance goes to high-Z. This phenomenon is explained with \boxtimes 8-2.

For more information on TI's signal improvement technology, and how it compares with similar devices in market, please refer to the white paper How Signal Improvement Capability Unlocks the Real Potential of CAN-FD Transceivers.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated




図 8-2. TX based SIC

17



8.2 Functional Block Diagram




図 8-3. Block Diagram

8.3 Feature Description

8.3.1 Pin Description

8.3.1.1 TXD

The TXD input is a logic-level signal from a CAN controller to the transceiver. It is referenced to V_{CC} for TCAN1462-Q1 or to V_{IO} for TCAN1462V-Q1 devices.

8.3.1.2 GND

GND is the ground pin of the transceiver, it must be connected to the PCB ground.

8.3.1.3 V_{CC}

V_{CC} provides the 5-V power supply to the CAN transceiver.

8.3.1.4 RXD

The RXD output is a logic-level signal from the CAN transceiver to the CAN controller. It is referenced to V_{CC} for TCAN1462-Q1 and V_{IO} for TCAN1462V-Q1 devices. For TCAN1462V-Q1, RXD is only driven once V_{IO} is present.

When a wake event takes place, RXD is driven low.

8.3.1.5 V_{IO} (only for TCAN1462V-Q1)

The V_{IO} pin provides the digital I/O voltage to match the CAN controller voltage thus avoiding the requirement for a level shifter. It supports wide range of controller interface voltage levels from 1.7 V to 5.5 V.

8.3.1.6 CANH and CANL

These are the CAN high and CAN low differential bus pins. These pins are connected to the CAN transceiver and the low-voltage WUP CAN receiver.

8.3.1.7 STB (Standby)

The STB pin is an input pin used for mode control of the transceiver. The STB pin can be supplied from either the system processor or from a static system voltage source. If normal mode is the only intended mode of operation, then the STB pin can be tied directly to GND.

8.3.2 CAN Bus States


The CAN bus has two logical states during operation: recessive and dominant. See ⊠ 8-4 and ⊠ 8-5.


A dominant bus state occurs when the bus is driven differentially and corresponds to a logic low on the TXD and RXD pins. A recessive bus state occurs when the bus is biased to $V_{CC}/2$ via the high-resistance internal input resistors R_{IN}) of the receiver and corresponds to a logic high on the TXD and RXD pins.

A dominant state overwrites the recessive state during arbitration. Multiple CAN nodes may be transmitting a dominant bit at the same time during arbitration, and in this case the differential voltage of the bus is greater than the differential voltage of a single driver.

The TCAN1462-Q1 transceiver implements a low-power standby (STB) mode which enables a third bus state where the bus pins are weakly biased to ground via the high resistance internal resistors of the receiver. See \boxtimes 8-4 and \boxtimes 8-5.







- A. Normal Mode
- B. Standby Mode

図 8-5. Simplified Recessive Common Mode Bias Unit and Receiver

8.3.3 TXD Dominant Timeout (DTO)

During normal mode, the only mode where the CAN driver is active, the TXD DTO circuit prevents the local node from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period t_{TXD_DTO} . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the timeout period of the circuit, t_{TXD_DTO} , the CAN driver is disabled. This frees the bus for communication between other nodes on the network. The CAN driver is reactivated when a recessive signal is seen on the TXD pin, thus clearing the dominant time out. The receiver remains active and biased to $V_{CC}/2$ and the RXD output reflects the activity on the CAN bus during the TXD DTO fault.

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. The minimum transmitted data rate may be calculated using 式 1.

Minimum Data Rate = 11 bits /
$$t_{TXD_DTO}$$
 = 11 bits / 1.2 ms = 9.2 kbps (1)




図 8-6. Example Timing Diagram for TXD Dominant Timeout

8.3.4 CAN Bus Short-circuit Current Limiting

The TCAN1462-Q1 has several protection features that limit the short-circuit current when a CAN bus line is shorted. These include CAN driver current limiting in the dominant and recessive states and TXD dominant state timeout which prevents permanently having the higher short-circuit current of a dominant state in case of a system fault. During CAN communication the bus switches between the dominant and recessive states; thus, the short-circuit current may be viewed as either the current during each bus state or as a DC average current. When selecting termination resistors or a common mode choke for the CAN design the average power rating, $I_{OS(AVG)}$, should be used. The percentage dominant is limited by the TXD DTO and the CAN protocol which has forced state changes and recessive bits due to bit stuffing, control fields, and inter frame space. These make sure there is a minimum amount of recessive time on the bus even if the data field contains a high percentage of dominant bits.

The average short-circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short-circuit currents. The average short-circuit current may be calculated using $\not \equiv 2$.

Where:

- I_{OS(AVG)} is the average short-circuit current
- % Transmit is the percentage the node is transmitting CAN messages
- % Receive is the percentage the node is receiving CAN messages
- % REC Bits is the percentage of recessive bits in the transmitted CAN messages
- % DOM_Bits is the percentage of dominant bits in the transmitted CAN messages
- I_{OS(SS)} REC is the recessive steady state short-circuit current
- I_{OS(SS)} DOM is the dominant steady state short-circuit current

This short-circuit current and the possible fault cases of the network should be taken into consideration when sizing the power supply used to generate the transceivers V_{CC} supply.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21

8.3.5 Thermal Shutdown (TSD)

If the junction temperature of the TCAN1462-Q1 exceeds the thermal shutdown threshold, T_{TSD} , the device turns off the CAN driver circuitry and blocks the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature of the device drops below T_{TSD} . The CAN bus pins are biased to $V_{CC}/2$ during a TSD fault and the receiver to RXD path remains operational. The TCAN1462-Q1 TSD circuit includes hysteresis which prevents the CAN driver output from oscillating during a TSD fault.

8.3.6 Undervoltage Lockout

The supply pins, V_{CC} and V_{IO} , have undervoltage detection that places the device into a protected state. This protects the bus during an undervoltage event on either supply pin.

表 8-1. Undervoltage Lockout - TCAN1462-Q1

V _{CC}	DEVICE STATE	BUS	RXD PIN
> UV _{VCC}	Normal	Per TXD	Mirrors bus
< UV _{VCC}	Protected	High impedance	High impedance

表 8-2. Undervoltage Lockout - TCAN1462V-Q1

V _{CC}	V _{IO}	DEVICE STATE	BUS	RXD PIN
> UV _{VCC}	> UV _{VIO}	Normal	Per TXD	Mirrors bus
< UV _{VCC}	> UV _{VIO}	STB = V _{IO} : standby mode		V _{IO} : Remote wake request ⁽¹⁾
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	> 0 v VIO	STB = GND: Protected	High impedance	Recessive
> UV _{VCC}	< UV _{VIO}	Protected	Tilgit impedance	High impedance
< UV _{VCC}	< UV _{VIO}	Protected		High impedance

(1) See Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode

Once the undervoltage condition is cleared and t_{MODE} has expired, the TCAN1462-Q1 transitions to normal mode and the host controller can send and receive CAN traffic again.

8.3.7 Unpowered Device

The TCAN1462-Q1 is designed to be an ideal passive or no load to the CAN bus if the device is unpowered. The bus pins were designed to have low leakage currents when the device is unpowered, so they do not load the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains operational.

The logic pins also have low leakage currents when the device is unpowered, so they do not load other circuits which may remain powered.

8.3.8 Floating pins

The TCAN1462-Q1 has internal pull-ups on critical pins which place the device into known states if the pin floats. This internal bias should not be relied upon by design though, especially in noisy environments, but instead should be considered a failsafe protection feature.

When a CAN controller supporting open-drain outputs is used, an adequate external pull-up resistor must be chosen. This make sures the TXD output of the CAN controller maintains acceptable bit time to the input of the CAN transceiver. See $\frac{1}{8}$ 8-3 for details on pin bias conditions.

表 8-3. Pin Bias

Pin Pull-up or Pull-down		Comment						
TXD	Pull-up	Weakly biases TXD towards recessive to prevent bus blockage or TXD DTO triggering						
STB	Pull-up	Weakly biases STB towards low-power standby mode to prevent excessive system power						

Product Folder Links: TCAN1462-Q1

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

8.4 Device Functional Modes

8.4.1 Operating Modes

The TCAN1462-Q1 has two main operating modes; normal mode and standby mode. Operating mode selection is made by applying a high or low level to the STB pin on the TCAN1462-Q1.

表	8-4.	0	perating	Modes
-	U -1.	•	polatilig	

STB	Device Mode	Driver	Receiver	RXD Pin				
High	Low current standby mode with bus wake-up	Disabled	Low-power receiver and bus monitor enable	High (recessive) until valid WUP is received See (1)				
Low	Normal Mode	Enabled	Enabled	Mirrors bus state				

(1) See Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode

8.4.2 Normal Mode

This is the normal operating mode of the TCAN1462-Q1. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver is translating a digital input on the TXD input to a differential output on the CANH and CANL bus pins. The receiver is translating the differential signal from CANH and CANL to a digital output on the RXD output.

8.4.3 Standby Mode

This is the low-power mode of the TCAN1462-Q1. The CAN driver and main receiver are switched off and bidirectional CAN communication is not possible. The low-power receiver and bus monitor circuits are enabled to allow for RXD wake-up requests via the CAN bus. A wake-up request is output to RXD as shown in \boxtimes 8-7. The local CAN protocol controller should monitor RXD for transitions (high-to-low) and reactivate the device to normal mode by pulling the STB pin low. The CAN bus pins are weakly pulled to GND in this mode; see \boxtimes 8-4 and \boxtimes 8-5.

In standby mode, only the V_{IO} supply is required therefore the V_{CC} may be switched off for additional system level current savings.

8.4.3.1 Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode

The TCAN1462-Q1 supports a remote wake-up request that is used to indicate to the host controller that the bus is active and the node should return to normal operation.

The device uses the multiple filtered dominant wake-up pattern (WUP) from the ISO 11898-2:2016 standard to qualify bus activity. Once a valid WUP has been received, the wake request is indicated to the controller by a falling edge and low period corresponding to a filtered dominant on the RXD output of the TCAN1462-Q1.

The WUP consists of a filtered dominant pulse, followed by a filtered recessive pulse, and finally by a second filtered dominant pulse. The first filtered dominant initiates the WUP, and the bus monitor then waits on a filtered recessive; other bus traffic does not reset the bus monitor. Once a filtered recessive is received the bus monitor is waiting for a filtered dominant and again, other bus traffic does not reset the bus monitor. Immediately upon reception of the second filtered dominant the bus monitor recognizes the WUP and drives the RXD output low every time an additional filtered dominant signal is received from the bus.

For a dominant or recessive to be considered filtered, the bus must be in that state for more than the t_{WK_FILTER} time. Due to variability in t_{WK_FILTER} the following scenarios are applicable. Bus state times less than $t_{WK_FILTER(MIN)}$ are never detected as part of a WUP and thus no wake request is generated. Bus state times between $t_{WK_FILTER(MIN)}$ and $t_{WK_FILTER(MAX)}$ may be detected as part of a WUP and a wake-up request may be generated. Bus state times greater than $t_{WK_FILTER(MAX)}$ are always detected as part of a WUP, and thus a wake request is always generated. See \boxtimes 8-7 for the timing diagram of the wake-up pattern.

The pattern and t_{WK_FILTER} time used for the WUP prevents noise and bus stuck dominant faults from causing false wake-up requests while allowing any valid message to initiate a wake-up request.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

23



The ISO 11898-2:2016 standard has defined times for a short and long wake-up filter time. The t_{WK_FILTER} timing for the device has been picked to be within the minimum and maximum values of both filter ranges. This timing has been chosen such that a single bit time at 500 kbps, or two back-to-back bit times at 1 Mbps triggers the filter in either bus state. Any CAN frame at 500 kbps or less would contain a valid WUP.

For an additional layer of robustness and to prevent false wake-ups, the device implements a wake-up timeout feature. For a remote wake-up event to successfully occur, the entire WUP must be received within the timeout value $t \le t_{WK_TIMEOUT}$. If not, the internal logic is reset and the transceiver remains in its current state without waking up. The full pattern must then be transmitted again, conforming to the constraints mentioned in this section. See \boxtimes 8-7 for the timing diagram of the wake-up pattern with wake timeout feature.




図 8-7. Wake-Up Pattern (WUP) with twk TIMEOUT

8.4.4 Driver and Receiver Function

The digital logic input and output levels for the TCAN1462-Q1 are CMOS levels with respect to V_{CC} . For TCAN1462V-Q1, these are referred to V_{IO} for compatibility with MCUs having 1.8 V, 2.5 V, 3.3 V, or 5 V supply.

Device Mode	TXD Input ⁽¹⁾	Bus	Outputs	Driven Bus State ⁽²⁾
Device Wode	I AD IIIput	CANH	CANL	Driven bus State
Normal	Low	High	Low	Dominant
Nomai	High or open	High impedance	High impedance	Biased recessive
Standby	X	High impedance	High impedance	Biased to ground

表 8-5. Driver Function Table

- (1) X = irrelevant
- (2) For bus state and bias see 図 8-4 and 図 8-5

表 8-6. Receiver Function Table Normal and Standby Mode

Device Mode	CAN Differential Inputs V _{ID} = V _{CANH} – V _{CANL}	Bus State	RXD Pin		
	V _{ID} ≥ 0.9 V	Dominant	Low		
Normal	0.5 V < V _{ID} < 0.9 V	Undefined	Undefined		
	V _{ID} ≤ 0.5 V	Recessive	High		
	V _{ID} ≥ 1.15 V	Dominant	High		
Standby	0.4 V < V _{ID} < 1.15 V	Undefined	Low if a remote wake event occurred		
	V _{ID} ≤ 0.4 V	Recessive	See 🗵 8-7		
Any	Open (V _{ID} ≈ 0 V)	Open	High		

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

9.2 Typical Application

The TCAN1462-Q1 transceiver can be used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol.

9-1 shows a typical configuration for 5 V controller applications. The bus termination is shown for illustrative purposes.




図 9-1. Transceiver Application Using 5 V I/O Connections

25



9.2.1 Design Requirements

9.2.1.1 CAN Termination

Termination may be a single $120-\Omega$ resistor at each end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired then split termination may be used, see \boxtimes 9-2. Split termination improves the electromagnetic emissions behavior of the network by filtering higher-frequency common-mode noise that may be present on the differential signal lines.




図 9-2. CAN Bus Termination Concepts

9.2.2 Detailed Design Procedures

9.2.2.1 Bus Loading, Length and Number of Nodes

A typical CAN application may have a maximum bus length of 40 meters and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the TCAN1462-Q1. Additionally, since TCAN1462(V)-Q1 has SIC, in a given network size, higher data rate can be achieved because signal ringing is attenuated.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 standard. They made system level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems level specifications are ARINC 825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.

A CAN network system design is a series of tradeoffs. In the ISO 11898-2:2016 specification, the driver differential output is specified with a bus load that can range from 50 Ω to 65 Ω where the differential output must be greater than 1.5 V. The TCAN1462-Q1 family is specified to meet the 1.5-V requirement down to 50 Ω and is specified to meet 1.4-V differential output at 45 Ω bus load. The differential input resistance of the TCAN1462-Q1 is a minimum of 40 k Ω . If 100 TCAN1462-Q1 transceivers are in parallel on a bus, this is equivalent to a 400- Ω differential load in parallel with the nominal 60 Ω bus termination which gives a total bus load of approximately 52 Ω . Therefore, the TCAN1462-Q1 family theoretically supports over 100 transceivers on a single bus segment. However, for a CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is often lower. Bus length may also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. However, when using this flexibility

Copyright © 2024 Texas Instruments Incorporated

the CAN network system, the designer must take the responsibility of good network design for a robust network operation.





図 9-3. Typical CAN Bus

9.2.3 Application Curves



27



9.3 System Examples

The TCAN1462V-Q1 CAN transceiver is typically used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol. A 1.8 V, 2.5 V, or 3.3 V application is shown in № 9-6. The bus termination is shown for illustrative purposes.




図 9-6. Typical Transceiver Application Using 1.8 V, 2.5 V, 3.3 V IO Connections

9.4 Power Supply Recommendations

The TCAN1462-Q1 transceiver is designed to operate with a main V_{CC} input voltage supply range between 4.5V and 5.5V. The TCAN1462V-Q1 implements an I/O level shifting supply input, V_{IO} , designed for a range between 1.8V and 5.5V. Both supply inputs must be well regulated. A decoupling capacitance, typically 100nF, should be placed near the CAN transceiver main V_{CC} supply pin in addition to bypass capacitors. A decoupling capacitor, typically 100nF, should be placed near the CAN transceiver V_{IO} supply pin in addition to bypass capacitors.

Product Folder Links: TCAN1462-Q1

Copyright © 2024 Texas Instruments Incorporated

9.5 Layout

9.5.1 Layout Guidelines

- Place the protection and filtering circuitry close to the bus connector, J1, to prevent transients, ESD, and noise from propagating onto the board. This layout example shows an optional transient voltage suppression (TVS) diode, D1, which may be implemented if the system-level requirements exceed the specified rating of the transceiver. This example also shows optional bus filter capacitors C4 and C5.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Decoupling capacitors should be placed as close as possible to the supply pins V_{CC} and V_{IO} of transceiver.
- Use at least two vias for supply and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

注

High frequency current follows the path of least impedance and not the path of least resistance.

 This layout example shows how split termination could be implemented on the CAN node. The termination is split into two resistors, R4 and R5, with the center or split tap of the termination connected to ground via capacitor C3. Split termination provides common mode filtering for the bus. See CAN Termination, and CAN Bus Short Circuit Current Limiting for information on termination concepts and power ratings needed for the termination resistor(s).

9.5.2 Layout Example




図 9-7. Layout Example

29



10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

10.3 商標

テキサス・インスツルメンツ E2E $^{\rm m}$ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.5 用語集

テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

11 Revision History

Changes from Revision A (June 2022) to Revision B (October 2024)Page・ データシートのタイトルとヘッダー情報から部品番号 TCAN1462V-Q1 を削除。1Changes from Revision * (February 2022) to Revision A (June 2022)・ データシートのステータスを「事前情報」から「量産データ」に変更1

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

かせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TCAN1462-Q1*

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 8-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TCAN1462DRBRQ1	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1462
TCAN1462DRBRQ1.A	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1462
TCAN1462DRQ1	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1462
TCAN1462DRQ1.A	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1462
TCAN1462VDRBRQ1	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1462V
TCAN1462VDRBRQ1.A	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1462V
TCAN1462VDRQ1	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1462V
TCAN1462VDRQ1.A	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1462V

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 8-Nov-2025


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN1462DRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1
TCAN1462DRQ1	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1462VDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1
TCAN1462VDRQ1	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 24-Jul-2025



*All dimensions are nominal

7 till dillitoriolorio di o riorriiridi								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TCAN1462DRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0	
TCAN1462DRQ1	SOIC	D	8	3000	353.0	353.0	32.0	
TCAN1462VDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0	
TCAN1462VDRQ1	SOIC	D	8	3000	353.0	353.0	32.0	



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月