





TCAN1044AEV-Q1 JAJSM38 - OCTOBER 2021

TCAN1044AEV-Q1 グレード 0、フォルト保護、1.8V I/O 対応、CAN FD トランシ ーバ

1 特長

- 車載アプリケーション用に AEC-Q100 (グレード 0) 認
- ISO 11898-2:2016 物理層規格の要件に適合
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可 能
- Classical CAN のサポートと最適化された CAN FD 性能 (2、5、8Mbps)
 - 毎く対称的な伝搬遅延時間によりタイミング・マージ ンを強化
- I/O 電圧範囲:1.7V~5.5V
- 12V および 24V バッテリ・アプリケーションに対応
- レシーバの同相入力電圧:±12V
- 保護機能:
 - バス・フォルト保護:±58V
 - 低電圧保護
 - TXD ドミナント・タイムアウト (DTO)
 - 最小 9.2kbps のデータ・レート
 - サーマル・シャットダウン保護 (TSD)
- 動作モード:
 - 通常モード
 - リモート・ウェイクアップ要求をサポートする、低消費 電力スタンバイ・モード
- 電源非接続時の最適化された挙動
 - バスおよびロジック・ピンは高インピーダンス (動作 中のバス、アプリケーションに対して無負荷)
 - ホットプラグ対応:電源オン/オフ時のバスおよび RXD 出力のグリッチ・フリー動作
- 8 ピン SOIC および小型フットプリント SOT-23 パッケ ージ

2 アプリケーション

- 自動車および輸送システム
 - 車体制御モジュール
 - 車載ゲートウェイ
 - 先進運転支援システム (ADAS)
 - インフォテインメント

3 概要

TCAN1044AEV-Q1 は、ISO 11898-2:2016 High-speed CAN (Controller Area Network) 仕様の物理層要件を満 たす High-speed CAN トランシーバです。


このトランシーバは、電磁両立性 (EMC) 認証済みであり、 最高 5 メガビット/秒 (Mbps) の Classical CAN および CAN FD ネットワークに最適です。これらのデバイスを使 用すると、シンプルなネットワークで最大 8Mbps の動作を 実現できます。本デバイスは Vړ೦ ピンによる内部ロジック・ レベル変換機能を備えているため、トランシーバの I/O を 1.8V、2.5V、3.3V、5V のロジック・レベルに直接接続でき ます。このトランシーバは、低消費電力スタンバイ・モード と、ISO 11898-2:2016 に規定されたウェイクアップ・パタ ーン (WUP) に準拠した「CAN によるウェイク」をサポート しています。

このトランシーバは、サーマル・シャットダウン (TSD)、TXD ドミナント・タイムアウト (DTO)、電源低電圧検出、±58V バ ス・フォルト保護も備えています。これらのデバイスには、 電源電圧低下またはフローティング・ピン発生時のフェイ ルセーフ動作が定義されています。

製品情報

The state of the s							
部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)					
TCAN1044AEV-Q1	SOIC (D)	4.90mm × 3.91mm					
	N1044AEV-Q1	2.90mm × 1.60mm					

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



概略回路図



Table of Contents

1 特長	1	8.2 Functional Block Diagram	15
2 アプリケーション		8.3 Feature Description	15
3 概要		8.4 Device Functional Modes	19
4 Revision History		9 Application Information Disclaimer	22
5 Pin Configuration and Functions		9.1 Application Information	22
6 Specifications		9.2 Typical Application	22
6.1 Absolute Maximum Ratings		9.3 System Examples	24
6.2 ESD Ratings		10 Power Supply Recommendations	2 ⁴
6.3 ESD Ratings - IEC Specifications		11 Layout	25
6.4 Recommended Operating Conditions		11.1 Layout Guidelines	25
6.5 Thermal Characteristics		11.2 Layout Example	25
6.6 Supply Characteristics		12 Device and Documentation Support	26
6.7 Dissipation Ratings		12.1 Receiving Notification of Documentation Update	es <mark>26</mark>
6.8 Electrical Characteristics		12.2 サポート・リソース	26
6.9 Switching Characteristics		12.3 Trademarks	26
6.10 Typical Characteristics		12.4 Electrostatic Discharge Caution	26
7 Parameter Measurement Information		12.5 Glossary	26
8 Detailed Description		13 Mechanical, Packaging, and Orderable	
8.1 Overview		Information	26

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
October 2021	*	Initial Release

5 Pin Configuration and Functions




図 5-1. DDF (SOT) and D (SOIC), 8-Pin Package, Top View

表 5-1. Pin Functions

Pins		T	Description
No.	Name	Туре	Description
1	TXD	Digital Input	CAN transmit data input; integrated pull-up
2	GND	GND	Ground connection
3	V _{CC}	Supply	5-V supply voltage
4	RXD	Digital Output	CAN receive data output, tri-stated when device powered off
5	V _{IO}	Supply	I/O supply voltage
6	CANL	Bus IO	Low-level CAN bus input/output line
7	CANH	Bus IO	High-level CAN bus input/output line
8	STB	Digital Input	Standby input for mode control; integrated pull-up



6 Specifications

6.1 Absolute Maximum Ratings

(1)(2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.3	6	V
V _{IO}	Supply voltage I/O level shifter	-0.3	6	V
V _{BUS}	CAN Bus I/O voltage	-58	58	V
V _{DIFF}	Max differential voltage between CANH and CANL	-45	45	V
V _{Logic_Input}	Logic input terminal voltage	-0.3	6	V
V _{RXD}	RXD output terminal voltage range	-0.3	6	V
I _{O(RXD)}	RXD output current	-8	8	mA
TJ	Junction temperature	-40	175	°C
T _{STG}	Storage temperature	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

6.2 ESD Ratings

				VALUE	UNIT
			HBM classification level 3A for all pins	±4000	V
V _{ESD}	V _{ESD} Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	HBM classification level 3B for global pins CANH and CANL with respect to GND	±10000	V
		Charged-device model (CDM), per AEC Q100-011 CDM classification level C5 for all pins		±750	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 ESD Ratings - IEC Specifications

				VALUE	UNIT
	System level Electrostatic discharge		Unpowered contact discharge per ISO 10605 ⁽¹⁾	±8000	V
V _{ESD}			SAE J2962-2 per ISO 10605 Powered Contact Discharge	±8000	V
		CAN bus terminals to GND	SAE J2962-2 per ISO 10605 Powered Air Discharge ⁽²⁾	±15000	V
			Pulse 1	-100	V
	Transient voltage per ISO 7637-2 ⁽³⁾		Pulse 2a	75	V
V_{Tran}	Transient voltage per 130 7037-2		Pulse 3a	-150	V
		-	Pulse 3b	100	V
	Transient voltage per ISO 7637-3 ⁽⁴⁾		DCC slow transient pulse	±30	V

⁽¹⁾ Tested according to IEC 62228-3:2019 CAN Transceivers.

⁽²⁾ Results given here are specific to the SAE J2962-2 Communication Transceivers Qualification Requirements - CAN. Testing performed by OEM approved independent third party, EMC report available upon request.

⁽³⁾ Tested according to IEC 62228-3:2019 CAN Transceivers.

⁽⁴⁾ Tested according to SAE J2962-2.

6.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IO}	Supply voltage for I/O level shifter	1.7		5.5	V
I _{OH(RXD)}	RXD terminal high-level output current	-1.5			mA
I _{OL(RXD)}	RXD terminal low-level output current			1.5	mA
T _A	Operating ambient temperature	-40		150	°C

6.5 Thermal Characteristics

	THERMAL METRIC(1)	то	TCAN1044AEV-Q1	
	THERMAL METRIC	D (SOIC)	DDF (SOT)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	127.5	122	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	67.6	63	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	70.9	42.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	19.3	2.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	70.2	42.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance			°C/W

¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.6 Supply Characteristics

Over recommended operating conditions with $T_A = -40$ °C to 150°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Dominant	$\begin{array}{c} STB = 0 \; V, \; TXD = 0 \; V \\ R_L = 60 \; \Omega, \; C_L = open \\ See \; \boxtimes \; 7-1 \end{array}$	$R_L = 60 \Omega$, $C_L = open$		45	70	mA
	Supply surrout	Dominant	STB = 0 V, TXD = 0 V R_L = 50 Ω , C_L = open See \boxtimes 7-1		49	80	mA
Icc	Supply current Normal mode	Recessive	STB = 0 V, TXD = V_{CC} or V_{IO} R _L = 50 Ω , C _L = open See \boxtimes 7-1		4.5	7.5	mA
	Dominant wi	Dominant with bus fault	STB = 0 V, TXD = 0 V CANH = CANL = ± 25 V R _L = open, C _L = open See $\boxed{2}$ 7-1			130	mA
	Supply current Standby mode		$\begin{array}{c} {\rm STB} = {\rm TXD} = {\rm V_{IO}} \\ {\rm R_L} = 50 \; \Omega, \; {\rm C_L} = {\rm open} \\ {\rm See} \; \boxtimes \; 7\text{-}1 \end{array}$			1.5	μА
	I/O supply current Normal mode	Dominant	STB = 0 V, TXD = 0 V RXD floating		125	300	μA
I _{IO}	I/O supply current Normal mode	Recessive	STB = 0 V, TXD = 0 V RXD floating		25	48	μA
	I/O supply current Standby mode		STB = V _{IO,} TXD = 0 V RXD floating		8.5	14	μΑ
107	Rising undervoltage detec	tion on V _{CC} for prot	ected mode		4.2	4.4	V
UV _{CC}	Falling undervoltage detection on V _{CC} for protected mode		3.5	4	4.25	V	
V _{HYS(UVCC)}	Hysteresis voltage on UV	CC			200		mV
UV _{VIO}	Rising undervoltage detec	tion on V _{IO}			1.56	1.65	V
VIO	Falling undervoltage detec	ction on V _{IO}		1.4	1.51	1.59	V
V _{HYS(UVIO)}	Hysteresis voltage on UV	0			40		mV



6.7 Dissipation Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$\begin{array}{l} V_{CC}=5~\text{V, V}_{IO}=1.8~\text{V, T}_{J}=27^{\circ}\text{C, R}_{L}=60~\Omega, \\ C_{L_RXD}=15~\text{pF} \\ TXD~\text{input}=250~\text{kHz}~50\%~\text{duty cycle square} \\ \text{wave} \end{array}$		95		mW
	Average power dissipation Normal mode	V_{CC} = 5 V, V_{IO} = 3.3 V, T_{J} = 27°C, R_{L} = 60 Ω, C_{L_RXD} = 15 pF TXD input = 250 kHz 50% duty cycle square wave		95		mW
P _D		$\begin{array}{l} V_{CC}=5~V,~V_{IO}=5~V,~T_{J}=27^{\circ}C,~R_{L}=60~\Omega,\\ C_{L,RXD}=15~pF\\ TXD~input=250~kHz~50\%~duty~cycle~square\\ wave \end{array}$		95		mW
L D		$\begin{array}{l} V_{CC}=5.5~\text{V},~V_{IO}=1.8~\text{V},~T_{J}=150^{\circ}\text{C},~R_{L}=60\Omega,\\ C_{L_RXD}=15~\text{pF}\\ TXD~\text{input}=2.5~\text{MHz}~50\%~\text{duty cycle square}\\ wave \end{array}$		120		mW
		$\begin{array}{l} V_{CC}=5.5~\text{V},~V_{IO}=3.3~\text{V},~T_{J}=150^{\circ}\text{C},~R_{L}=60~\Omega,\\ C_{L~RXD}=15~\text{pF}\\ TXD~\text{input}=2.5~\text{MHz}~50\%~\text{duty cycle square}\\ wave \end{array}$		120		mW
		$\begin{array}{l} V_{CC}=5.5~\text{V, V}_{IO}=5~\text{V, T}_{J}=150^{\circ}\text{C, R}_{L}=60~\Omega,\\ C_{L_RXD}=15~\text{pF}\\ TXD~\text{input}=2.5~\text{MHz}~50\%~\text{duty cycle square}\\ wave \end{array}$		120		mW
T _{TSD}	Thermal shutdown temperature		175	195	210	°C
T _{TSD(HYS)}	Thermal shutdown hysteresis			12		C

6.8 Electrical Characteristics

Over recommended operating conditions with T_A = -40°C to 150°C (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
Driver Elec	ctrical Characteristics		-				
	Dominant output voltage	CANH	STB = 0 V, TXD = 0 V	2.75		4.5	V
V _{O(DOM)}	Normal mode	CANL	See \boxtimes 7-2 and \boxtimes 8-3	0.5		2.25	٧
V _{O(REC)}	Recessive output voltage Normal mode	CANH and CANL	STB = 0 V, TXD = V_{IO} R_L = open (no load), R_{CM} = open See \boxtimes 7-2 and \boxtimes 8-3	2	0.5 V _{CC}	3	V
V _{SYM}	Driver symmetry (V _{O(CANL)})/V _{CC}		STB = 0 V, TXD = 250 kHz, 1 MHz, 2.5 MHz R _L = 60Ω , C_{SPLIT} = 4.7 nF , C_{L} = open, R_{CM} = open See \boxtimes 7-2 and \boxtimes 9-2	0.9		1.1	V/V
V _{SYM_DC}	DC output symmetry (V _{CC} - V _{O(CANH)} - V _{O(CANL)})		STB = 0 V $R_L = 60 \Omega$, $C_L = open$ See \boxtimes 7-2 and \boxtimes 8-3	-400		400	mV
	Differential output voltage Normal mode CANH - CANL Dominant		STB = 0 V, TXD = 0 V $50 \Omega \le R_L \le 65 \Omega$, C_L = open See \boxtimes 7-2 and \boxtimes 8-3	1.5		3	٧
V _{OD(DOM)}		CANH - CANL	STB = 0 V, TXD = 0 V $45 \Omega \le R_L \le 70 \Omega$, C_L = open See \boxtimes 7-2 and \boxtimes 8-3	1.4		3.3	V
			STB = 0 V, TXD = 0 V R_L = 2240 Ω , C_L = open See \boxtimes 7-2 and \boxtimes 8-3	1.5		5	V
V	Differential output voltage Normal mode Recessive	CANIH CANII	STB = 0 V, TXD = V_{IO} R_L = 60 Ω , C_L = open See \boxtimes 7-2 and \boxtimes 8-3	-120		12	mV
V _{OD(REC)}		CANT - CANL	STB = 0 V, TXD = V _{IO} R _L = open, C _L = open See ⋈ 7-2 and ⋈ 8-3	-50		50	mV

www.tij.co.jp

6.8 Electrical Characteristics (continued)

Over recommended operating conditions with T_A = -40°C to 150°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP M	XX UNI
		CANH	STB = V _{IO}	-0.1	().1 V
V _{O(STB)}	Bus output voltage Standby mode	CANL	R _L = open	-0.1	().1 V
	Starraby mode	CANH - CANL	See 🗵 7-2 and 🗵 8-3	-0.2	().2 V
los(ss dom)	Short-circuit steady-state output current, dominant		STB = 0 V, TXD = 0 V V _(CANH) = -15 V to 40 V, CANL = open See 図 7-7 and 図 8-3	-115		m <i>A</i>
-03(33_DOM)	Normal mode		STB = 0 V, TXD = 0 V V _(CAN_L) = -15 V to 40 V, CANH = open See ☑ 7-7 and ☑ 8-3		1	15 m <i>A</i>
I _{OS(SS_REC)}	Short-circuit steady-state of recessive Normal mode	output current,	$\begin{aligned} &STB = 0 \; V, \; TXD = V_{IO} \\ &-27 \; V \leq V_{BUS} \leq 32 \; V, \; where \; V_{BUS} = CANH \\ &= CANL \\ &See \; \boxtimes \; 77 \; and \; \boxtimes \; 83 \end{aligned}$	- 5		5 m <i>A</i>
Receiver Ele	ectrical Characteristics					
V _{IT}	Input threshold voltage Normal mode		STB = 0 V -12 V ≤ V _{CM} ≤ 12 V See ☑ 7-3 and 表 8-5	500	9	00 m\
V _{IT(STB)}	Input threshold Standby mode		STB = V_{IO} -12 V \leq $V_{CM} \leq$ 12 V See \boxtimes 7-3 and 表 8-5	400	11	50 m\
V_{DOM}	Dominant state differential Normal mode	input voltage range	STB = 0 V -12 V ≤ V _{CM} ≤ 12 V See 図 7-3 and 表 8-5	0.9		9 V
V_{REC}	Recessive state differentia Normal mode	l input voltage range	STB = 0 V -12 V ≤ V _{CM} ≤ 12 V See ☑ 7-3 and 表 8-5	-4	().5 V
V _{DOM(STB)}	Dominant state differential Standby mode	input voltage range	$\begin{array}{l} \text{STB = V}_{\text{IO}} \\ \text{-12 V} \leq \text{V}_{\text{CM}} \leq \text{12 V} \\ \text{See} \ \ensuremath{\ensuremath{\square}} \text{7-3 and} \ \ensuremath{\ensuremath{\varpi}} \ \ensuremath{8-5} \end{array}$	1.15		9 V
V _{REC(STB)}	Recessive state differential input voltage range Standby mode		STB = V_{IO} -12 V \leq $V_{CM} \leq$ 12 V See \boxtimes 7-3 and 表 8-5	-4	().4 V
V _{HYS}	Hysteresis voltage for inpu Normal mode	t threshold	STB = 0 V -12 V ≤ V _{CM} ≤ 12 V See ☑ 7-3 and 表 8-5		115	m۱
V _{CM}	Common-mode range Normal and standby mode	s	See 図 7-3 and 表 8-5	-12		12 V
I _{LKG(IOFF)}	Unpowered bus input leaka	age current	CANH = CANL = 5 V, V _{CC} = V _{IO} = GND			5 μA
Cı	Input capacitance to groun	d (CANH or CANL)	TXD = V _{IO}			20 pF
C _{ID}	Differential input capacitan	се	1 VD - VIO			10 pF
R _{ID}	Differential input resistance	Э	OTD OVETVO V	40		90 kΩ
R _{IN}	Single-ended input resistar (CANH or CANL)	nce	STB = 0 V, TXD = V_{IO} -12 V $\leq V_{CM} \leq$ 12 V	20		45 kΩ
R _{IN(M)}	Input resistance matching [1 – (R _{IN(CANH)} / R _{IN(CANL)})]		$V_{(CAN_H)} = V_{(CAN_L)} = 5 \text{ V}$	-1		1 %
	al (CAN Transmit Data Inpu	it)				
V _{IH}	High-level input voltage			0.7 V _{IO}		V
V _{IL}	Low-level input voltage				0.3 \	/ _{IO} V
I _{IH}	High-level input leakage cu	urrent	$TXD = V_{CC} = V_{IO} = 5.5 V$	-2.5	0	1 µA
I _{IL}	Low-level input leakage cu	rrent	TXD = 0 V V _{CC} = V _{IO} = 5.5 V	-200	-100 –	20 μΑ
I _{LKG(OFF)}	Unpowered leakage currer	nt	TXD = 5.5 V V _{CC} = V _{IO} = 0 V	-1	0	1 μA
Cı	Input capacitance		$V_{IN} = 0.4 \times \sin(2 \times \pi \times 2 \times 10^6 \times t) + 2.5 \text{ V}$		5	pF
RXD Termin	al (CAN Receive Data Outp	out)				
V _{OH}	High-level output voltage		I _O = −1.5 mA See 図 7-3	0.8 V _{IO}		V



6.8 Electrical Characteristics (continued)

Over recommended operating conditions with T_A = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OL}	Low-level output voltage	I _O = 1.5mA See ☑ 7-3			0.2 V _{IO}	V
I _{LKG(OFF)}	Unpowered leakage current	RXD = 5.5 V V _{CC} = V _{IO} = 0 V	-1	0	1	μA
STB Termina	ll (Standby Mode Input)					
V _{IH}	High-level input voltage		0.7 V _{IO}			V
V _{IL}	Low-level input voltage				0.3 V _{IO}	V
I _{IH}	High-level input leakage current	V _{CC} = V _{IO} = STB = 5.5 V	-2		2	μA
I _{IL}	Low-level input leakage current	STB = 0 V V _{CC} = V _{IO} = 5.5 V,	-20		-2	μA
I _{LKG(OFF)}	Unpowered leakage current	STB = 5.5V V _{CC} = V _{IO} = 0 V	-1	0	1	μΑ

6.9 Switching Characteristics

Over recommended operating conditions with $T_A = -40$ °C to 150°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device Switchir	ng Characteristics				'	
t _{PROP(LOOP1)}	Total loop delay Driver input (TXD) to receiver output (RXD), recessive to dominant	STB = 0 V, V_{IO} = 2.8 V to 5.5 V R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF See \boxtimes 7-4		125	210	ns
t _{PROP(LOOP1)}	Total loop delay Driver input (TXD) to receiver output (RXD), recessive to dominant	STB = 0 V, V_{IO} = 1.7 V R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF See \boxtimes 7-4		165	255	ns
t _{PROP(LOOP2)}	Total loop delay Driver input (TXD) to receiver output (RXD), dominant to recessive	STB = 0 V, V_{IO} = 2.8 V to 5.5 V R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF See \boxtimes 7-4		150	210	ns
t _{PROP(LOOP2)}	Total loop delay Driver input (TXD) to receiver output (RXD), dominant to recessive	STB = 0 V, V_{IO} = 1.7 V R _L = 60 Ω , C _L = 100 pF, $C_{L(RXD)}$ = 15 pF See \boxtimes 7-4		180	255	ns
t _{MODE}	Mode change time, from normal to standby or from standby to normal	See ⊠ 7-5			20	μs
t _{WK_FILTER}	Filter time for a valid wake-up pattern	Cap W 0 F	0.5		1.8	μs
twk_TIMEOUT	Bus wake-up timeout	See ⊠ 8-5	0.8		6	ms
Driver Switchin	g Characteristics				,	
t _{pHR}	Propagation delay time, high TXD to driver recessive (dominant to recessive)			80		ns
t _{pLD}	Propagation delay time, low TXD to driver dominant (recessive to dominant)	STB = 0 V $R_1 = 60 \Omega, C_1 = 100 pF$		70		ns
t _{sk(p)}	Pulse skew (tpHR - tpLD)	See 図 7-2		14		ns
t _R	Differential output signal rise time			28		ns
t _F	Differential output signal fall time			50		ns
t _{TXD_DTO}	Dominant timeout	See 図 7-6	1.2		4.0	ms
Receiver Switch	hing Characteristics				'	
t _{pRH}	Propagation delay time, bus recessive input to high output (dominant to recessive)			81		ns
t _{pDL}	Propagation delay time, bus dominant input to low output (recessive to dominant)	STB = 0 V C _{L(RXD)} = 15 pF		66		ns
t _R	RXD output signal rise time	- See 図 7-3		10		ns
t _F	RXD output signal fall time]		10		ns
FD Timing Char	racteristics					



6.9 Switching Characteristics (continued)


Over recommended operating conditions with $T_A = -40$ °C to 150°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t _{BIT(BUS)}	Bit time on CAN bus output pins t _{BIT(TXD)} = 500 ns		450	525	ns
	Bit time on CAN bus output pins t _{BIT(TXD)} = 200 ns		160	205	ns
	Bit time on CAN bus output pins $t_{BIT(TXD)} = 125 \text{ ns}^{(1)}$		85	130	ns
	Bit time on RXD output pins t _{BIT(TXD)} = 500 ns	STB = 0 V	410	540	ns
t _{BIT(RXD)}	Bit time on RXD output pins t _{BIT(TXD)} = 200 ns	R_L = 60 Ω, C_L = 100 pF, $C_{L(RXD)}$ = 15 pF Δt_{REC} = $t_{BIT(RXD)}$ - $t_{BIT(BUS)}$ See $\boxed{2}$ 7-4	130	210	ns
	Bit time on RXD output pins $t_{BIT(TXD)} = 125 \text{ ns}^{(1)}$		75	135	ns
Δt_{REC}	Receiver timing symmetry t _{BIT(TXD)} = 500 ns		-50	20	ns
	Receiver timing symmetry t _{BIT(TXD)} = 200 ns		-40	10	ns
	Receiver timing symmetry t _{BIT(TXD)} = 125 ns ⁽¹⁾		-40	10	ns

⁽¹⁾ Measured during characterization and not an ISO 11898-2:2016 parameter.



6.10 Typical Characteristics



7 Parameter Measurement Information




図 7-1. I_{CC} Test Circuit




図 7-2. Driver Test Circuit and Measurement




図 7-3. Receiver Test Circuit and Measurement




図 7-4. Transmitter and Receiver Timing Test Circuit and Measurement




図 7-5. t_{MODE} Test Circuit and Measurement




図 7-6. TXD Dominant Timeout Test Circuit and Measurement




図 7-7. Driver Short-Circuit Current Test and Measurement



8 Detailed Description

8.1 Overview

The TCAN1044AEV-Q1 meets or exceeds the specifications of the ISO 11898-2:2016 high-speed CAN (Controller Area Network) physical layer standard. The devices have been certified to the requirements of ISO 11898-2:2016 physical layer requirements according to the GIFT/ICT high speed CAN test specification. The transceivers provide a number of different protection features making it ideal for the stringent automotive system requirements while also supporting CAN FD data rates up to 8 Mbps.

The TCAN1044AEV-Q1 supports the following CAN and CAN FD standards:

- · Physical layer:
 - ISO 11898-2:2016 High-speed medium access unit
 - ISO 11898-5:2007 High-speed medium access unit with low-power mode
 - SAE J2284-1: High-Speed CAN (HSC) for Vehicle Applications at 125 kbps
 - SAE J2284-2: High-Speed CAN (HSC) for Vehicle Applications at 250 kbps
 - SAE J2284-3: High-Speed CAN (HSC) for Vehicle Applications at 500 kbps
 - SAE J2284-4: High-Speed CAN (HSC) for Vehicle Applications at 500 kbps with CAN FD Data at 2 Mbps
 - SAE J2284-5: High-Speed CAN (HSC) for Vehicle Applications at 500 kbps with CAN FD Data at 5 Mbps
- EMC Requirements
 - IEC 62228-3 EMC evaluation of transceivers CAN transceivers
 - VeLIO (Vehicle LAN Interoperability and Optimization) CAN and CAN-FD Transceiver Requirements
 - SAE J2962-2 Communication Transceivers Qualification Requirements CAN
- · Conformance test requirements:
 - ISO 16845-2 Road vehicles Controller area network (CAN) conformance test plan Part 2: High-speed medium access unit conformance test plan

8.2 Functional Block Diagram




図 8-1. Block Diagram

8.3 Feature Description

8.3.1 Pin Description

8.3.1.1 TXD

The TXD input is a logic-level signal, referenced to V_{IO} from a CAN controller to the transceiver.

8.3.1.2 GND

GND is the ground pin of the transceiver. The pin must be connected to the PCB ground.

8.3.1.3 V_{CC}

V_{CC} provides the 5-V power supply to the CAN transceiver.

8.3.1.4 RXD

RXD is the logic-level signal, referenced to V_{IO} , from the TCAN1044AEV-Q1 to a CAN controller. This pin is only driven once V_{IO} is present.

8.3.1.5 V_{IO}

The V_{IO} pin provides the digital I/O voltage to match the CAN controller voltage thus avoiding the requirement for a level shifter. It supports voltages from 1.7 V to 5.5 V providing the widest range of controller support.

8.3.1.6 CANH and CANL

The CANH and CANL pins are the CAN high and CAN low differential bus pins. These pins are internally connected to the CAN transmitter, receiver and the low-power wake-up receiver.



8.3.1.7 STB (Standby)

The STB pin is an input pin used for mode control of the transceiver. The STB pin can be supplied from either the system processor or from a static system voltage source. If normal mode is the only intended mode of operation, the STB pin can be tied directly to GND.


8.3.2 CAN Bus States

The CAN bus has two logical states during operation: recessive and dominant. See ⋈ 8-2 and ⋈ 8-3.

A dominant bus state occurs when the bus is driven differentially and corresponds to a logic low on the TXD and RXD pins. A recessive bus state occurs when the bus is biased to $V_{CC}/2$ via the high-resistance internal input resistors (R_{IN}) of the receiver and corresponds to a logic high on the TXD and RXD pins.

A dominant state overwrites the recessive state during arbitration. Multiple CAN nodes may be transmitting a dominant bit at the same time during arbitration, and in this case the differential voltage of the bus is greater than the differential voltage of a single driver.

The TCAN1044AEV-Q1 transceiver implements a low-power standby (STB) mode which enables a third bus state where the bus pins are weakly biased to ground via the high resistance internal resistors of the receiver. See \boxtimes 8-2 and \boxtimes 8-3.



A. A - Normal Mode B - Standby Mode

☑ 8-3. Simplified Recessive Common Mode Bias Unit and Receiver

8.3.3 TXD Dominant Timeout (DTO)

During normal mode, the only mode where the CAN driver is active, the TXD DTO circuit prevents the local node from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period t_{TXD_DTO} . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the timeout period of the circuit, t_{TXD_DTO} , the CAN driver is disabled. This frees the bus for communication between other nodes on the network. The CAN driver is reactivated when a recessive signal is seen on the TXD pin, thus clearing the dominant time out. The receiver remains active and biased to $V_{CC}/2$ and the RXD output reflects the activity on the CAN bus during the TXD DTO fault.




図 8-4. Example Timing Diagram for TXD Dominant Timeout

8.3.4 CAN Bus Short-Circuit Current Limiting

The TCAN1044AEV-Q1 has several protection features that limit the short-circuit current when a CAN bus line is shorted. These include CAN driver current limiting in the dominant and recessive states and TXD dominant state timeout which prevents permanently having the higher short-circuit current of a dominant state in case of a system fault. During CAN communication the bus switches between the dominant and recessive states, thus the short-circuit current may be viewed as either the current during each bus state or as a DC average current. When selecting termination resistors or a common-mode choke for the CAN design the average power rating, I_{OS(AVG)}, should be used. The percentage dominant is limited by the TXD DTO and the CAN protocol which has forced state changes and recessive bits due to bit stuffing, control fields, and interframe space. These ensure there is a minimum amount of recessive time on the bus even if the data field contains a high percentage of dominant bits.

The average short-circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short-circuit currents. The average short-circuit current may be calculated using ± 2 .

 $I_{OS(AVG)} = \% \text{ Transmit x } [(\% \text{ REC_Bits x } I_{OS(SS)_REC}) + (\% \text{ DOM_Bits x } I_{OS(SS)_DOM})] + [\% \text{ Receive x } I_{OS(SS)_REC}]$ (2)



Where:

- I_{OS(AVG)} is the average short-circuit current
- % Transmit is the percentage the node is transmitting CAN messages
- % Receive is the percentage the node is receiving CAN messages
- % REC_Bits is the percentage of recessive bits in the transmitted CAN messages
- % DOM Bits is the percentage of dominant bits in the transmitted CAN messages
- I_{OS(SS)} REC is the recessive steady state short-circuit current
- I_{OS(SS)} DOM is the dominant steady state short-circuit current

This short-circuit current and the possible fault cases of the network should be taken into consideration when sizing the power supply used to generate the transceivers V_{CC} supply.

8.3.5 Thermal Shutdown (TSD)

If the junction temperature of the TCAN1044AEV-Q1 exceeds the thermal shutdown threshold, T_{TSD} , the device turns off the CAN driver circuitry and blocks the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature of the device drops below T_{TSD} . The CAN bus pins are biased to $V_{CC}/2$ during a TSD fault and the receiver to RXD path remains operational. The TCAN1044AEV-Q1 TSD circuit includes hysteresis which prevents the CAN driver output from oscillating during a TSD fault.

8.3.6 Undervoltage Lockout

The supply pins, V_{CC} and V_{IO} , have undervoltage detection that places the device into a protected state. This protects the bus during an undervoltage event on either supply pin.

V _{cc}	V _{IO}	DEVICE STATE	BUS	RXD PIN
> UV _{VCC}	> UV _{VIO}	Normal	Per TXD	Mirrors bus
< UV _{VCC}	> UV _{VIO}	STB = High: Standby Mode	Weak biased to GND	V _{IO} : Remote wake request See Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode
		STB =Low: Protected Mode	High impedance	Recessive
> UV _{VCC}	< UV _{VIO}	Protected	High impedance	High impedance
< UV _{VCC}	< UV _{VIO}	Protected	High impedance	High impedance

表 8-1. Undervoltage Lockout - TCAN1044AEV-Q1

Once the undervoltage condition is cleared and t_{MODE} has expired the TCAN1044AEV-Q1 will transition to normal mode and the host controller can send and receive CAN traffic again

8.3.7 Unpowered Device

The TCAN1044AEV-Q1 is designed to be an ideal passive or no load to the CAN bus if the device is unpowered. The bus pins were designed to have low leakage currents when the device is unpowered, so they do not load the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains operational.

The logic pins also have low leakage currents when the device is unpowered, so they do not load other circuits which may remain powered.

8.3.8 Floating pins

The TCAN1044AEV-Q1 has internal pull-ups on critical pins which place the device into known states if the pin floats. This internal bias should not be relied upon by design though, especially in noisy environments, but instead should be considered a failsafe protection feature.

When a CAN controller supporting open-drain outputs is used an adequate external pull-up resistor must be chosen. This ensures that the TXD output of the CAN controller maintains acceptable bit time to the input of the CAN transceiver. See $\frac{1}{8}$ 8-2 for details on pin bias conditions.

表 8-2. Pin Bias

Pin	Pull-up or Pull-down	Comment
TXD	Pull-up	Weakly biases TXD towards recessive to prevent bus blockage or TXD DTO triggering
STB	Pull-up	Weakly biases STB towards low-power standby mode to prevent excessive system power

8.4 Device Functional Modes

8.4.1 Operating Modes

The TCAN1044AEV-Q1 has two main operating modes; normal mode and standby mode. Operating mode selection is made by applying a high or low level to the STB pin.

表 8-3. Operating Modes

STB	Device Mode	Driver	Receiver	RXD Pin
High	Low current standby mode with bus wake-up	Disabled	Low-power receiver and bus monitor enable	High (recessive) until valid WUP is received See Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode
Low	Normal Mode	Enabled	Enabled	Mirrors bus state

8.4.2 Normal Mode

This is the normal operating mode of the TCAN1044AEV-Q1. The CAN driver and receiver are fully operational and CAN communication is bi-directional.

The driver is translating a digital input on the TXD input to a differential output on the CANH and CANL bus pins.

The receiver is translating the differential signal from CANH and CANL to a digital output on the RXD output.

8.4.3 Standby Mode

This is the low-power mode of the TCAN1044AEV-Q1. The CAN driver and main receiver are switched off and bi-directional CAN communication is not possible. The low-power receiver and bus monitor circuits are enabled to allow for RXD wake-up requests via the CAN bus. A wake-up request is output to RXD as shown in \boxtimes 8-5. The local CAN protocol controller should monitor RXD for transitions (high-to-low) and reactivate the device to normal mode by pulling the STB pin low. The CAN bus pins are weakly pulled to GND in this mode; see \boxtimes 8-2 and \boxtimes 8-3.

In standby mode, only the V_{IO} supply is required; therefore, the V_{CC} may be switched off for additional system level current savings.

8.4.3.1 Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode

The TCAN1044AEV-Q1 supports a remote wake-up request that is used to indicate to the host controller that the bus is active and the node should return to normal operation.

The device uses the multiple filtered dominant wake-up pattern (WUP) from the ISO 11898-2:2016 standard to qualify bus activity. Once a valid WUP has been received, the wake request is indicated to the controller by a falling edge and low period corresponding to a filtered dominant on the RXD output of the TCAN1044AEV-Q1.

The WUP consists of a filtered dominant pulse, followed by a filtered recessive pulse, and finally by a second filtered dominant pulse. The first filtered dominant initiates the WUP, and the bus monitor then waits on a filtered recessive; other bus traffic does not reset the bus monitor. Once a filtered recessive is received the bus monitor is waiting for a filtered dominant and again, other bus traffic does not reset the bus monitor. Immediately upon reception of the second filtered dominant the bus monitor recognizes the WUP and drives the RXD output low every time an additional filtered dominant signal is received from the bus.

For a dominant or recessive to be considered filtered, the bus must be in that state for more than the t_{WK_FILTER} time. Due to variability in t_{WK_FILTER} the following scenarios are applicable. Bus state times less than

 $t_{WK_FILTER(MIN)}$ are never detected as part of a WUP and thus no wake request is generated. Bus state times between $t_{WK_FILTER(MIN)}$ and $t_{WK_FILTER(MAX)}$ may be detected as part of a WUP and a wake-up request may be generated. Bus state times greater than $t_{WK_FILTER(MAX)}$ are always detected as part of a WUP, and thus a wake request is always generated. See \boxtimes 8-5 for the timing diagram of the wake-up pattern.

The pattern and t_{WK_FILTER} time used for the WUP prevents noise and bus stuck dominant faults from causing false wake-up requests while allowing any valid message to initiate a wake-up request.

The ISO 11898-2:2016 standard has defined times for a short and long wake-up filter time. The t_{WK_FILTER} timing for the device has been picked to be within the minimum and maximum values of both filter ranges. This timing has been chosen such that a single bit time at 500 kbps, or two back-to-back bit times at 1 Mbps triggers the filter in either bus state. Any CAN frame at 500 kbps or less would contain a valid WUP.

For an additional layer of robustness and to prevent false wake-ups, the device implements a wake-up timeout feature. For a remote wake-up event to successfully occur, the entire WUP must be received within the timeout value $t \le t_{WK_TIMEOUT}$. If not, the internal logic is reset and the transceiver remains in its current state without waking up. The full pattern must then be transmitted again, conforming to the constraints mentioned in this section. See \boxtimes 8-5 for the timing diagram of the wake-up pattern with wake timeout feature.




図 8-5. Wake-Up Pattern (WUP) with twk TIMEOUT

8.4.4 Driver and Receiver Function

The TCAN1044AEV-Q1 logic I/Os support CMOS levels with respect to V_{IO} for compatibility with MCUs that support 1.8-V, 2.5-V, 3.3-V, or 5-V systems.

Device Mode	TXD Input ⁽¹⁾	Bus	Driven Bus State ⁽²⁾	
Device Wode	CANH		CANL	Driven bus State
Normal	Low	High	Low	Dominant
Nomial	High or open	High impedance	High impedance	Biased recessive
Standby	X	High impedance	High impedance	Biased to ground

表 8-4. Driver Function Table

- (1) X = irrelevant
- (2) For bus state and bias see 図 8-2 and 図 8-3



表 8-5. Receiver Function Table Normal and Standby Mode

Device Mode	CAN Differential Inputs V _{ID} = V _{CANH} - V _{CANL}	Bus State	RXD Pin
	V _{ID} ≥ 0.9 V	Dominant	Low
Normal	0.5 V < V _{ID} < 0.9 V	Undefined	Undefined
	V _{ID} ≤ 0.5 V	Recessive	High
	V _{ID} ≥ 1.15 V	Dominant	High
Standby	0.4 V < V _{ID} < 1.15 V	Undefined	Low if a remote wake event occurred
	V _{ID} ≤ 0.4 V	Recessive	See 図 8-5
Any	Open (V _{ID} ≈ 0 V)	Open	High



9 Application Information Disclaimer

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.2 Typical Application

The TCAN1044AEV-Q1 transceiver can be used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol. ☑ 9-1 shows a typical configuration for 5-V controller applications. The bus termination is shown for illustrative purposes.




図 9-1. Transceiver Application Using 5-V IO Connections

9.2.1 Design Requirements

9.2.1.1 CAN Termination

Termination may be a single $120-\Omega$ resistor at each end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired then split termination may be used, see \boxtimes 9-2. Split termination improves the electromagnetic emissions behavior of the network by filtering higher-frequency common-mode noise that may be present on the differential signal lines.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




図 9-2. CAN Bus Termination Concepts

9.2.2 Detailed Design Procedures

9.2.2.1 Bus Loading, Length and Number of Nodes

A typical CAN application may have a maximum bus length of 40 meters and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the TCAN1044AEV-Q1.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 standard. They made system level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems level specifications are ARINC 825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.

A CAN network system design is a series of tradeoffs. In the ISO 11898-2:2016 specification the driver differential output is specified with a bus load that can range from 50 Ω to 65 Ω where the differential output must be greater than 1.5 V. The TCAN1044AEV-Q1 is specified to meet the 1.5-V requirement down to 50 Ω and is specified to meet 1.4-V differential output at 45- Ω bus load. The differential input resistance of the TCAN1044AEV-Q1 is a minimum of 40 k Ω . If 100 TCAN1044AEV-Q1 transceivers are in parallel on a bus, this is equivalent to a 400- Ω differential load in parallel with the nominal 60- Ω bus termination which gives a total bus load of approximately 52 Ω . Therefore, the TCAN1044AEV-Q1 theoretically supports over 100 transceivers on a single bus segment. However, for a CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets, and signal integrity thus a practical maximum number of nodes is often lower. Bus length may also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. However, when using this flexibility the CAN network system designer must take the responsibility of good network design to ensure robust network operation.

Please refer to the application report SLLA270: Controller Area Network Physical layer requirements. This document discusses in detail all system design physical layer parameters.




図 9-3. Typical CAN Bus

9.3 System Examples

The TCAN1044AEV-Q1 CAN transceiver is typically used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol. A 1.8-V, 2.5-V, or 3.3-V application is shown in № 9-4. The bus termination is shown for illustrative purposes.




図 9-4. Typical Transceiver Application Using 1.8-V, 2.5-V, 3.3-V IO Connections

10 Power Supply Recommendations

The TCAN1044AEV-Q1 transceiver is designed to operate with a main V_{CC} input voltage supply range between 4.5 V and 5.5 V.

The device implements an I/O level shifting supply input, V_{IO}, designed for a range between 1.8 V and 5.5 V.

Both the V_{CC} and V_{IO} inputs must be well regulated. In addition to the power supply filtering a decoupling capacitance, typically 100 nF, should be placed near the CAN transceiver's main V_{CC} and V_{IO} supply pins.

11 Layout

Robust and reliable CAN node design may require special layout techniques depending on the application and design requirements. Since transient disturbances have high frequency content and a wide bandwidth, high-frequency layout techniques should be applied during PCB design.

11.1 Layout Guidelines

- Place the protection and filtering circuitry close to the bus connector, J1, to prevent transients, ESD, and
 noise from propagating onto the board. This layout example shows an optional transient voltage suppression
 (TVS) diode, D1, which may be implemented if the system-level requirements exceed the specified rating of
 the transceiver. This example also shows optional bus filter capacitors C4 and C5.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Decoupling capacitors should be placed as close as possible to the supply pins V_{CC} and V_{IO} of transceiver.
- Use at least two vias for supply and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

Note

High-frequency current follows the path of least impedance and not the path of least resistance.

• This layout example shows how split termination could be implemented on the CAN node. The termination is split into two resistors, R2 and R3, with the center or split tap of the termination connected to ground via capacitor C3. Split termination provides common mode filtering for the bus. See セクション 9.2.1.1, セクション 8.3.4, and 式 2 for information on termination concepts and power ratings needed for the termination resistor(s).

11.2 Layout Example




図 11-1. Layout Example



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TCAN1044AEVDDFRQ1	Active	Production	SOT-23-THIN (DDF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	2HJF
TCAN1044AEVDDFRQ1.A	Active	Production	SOT-23-THIN (DDF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	2HJF
TCAN1044AEVDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	44AEV
TCAN1044AEVDRQ1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	44AEV

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PLASTIC SMALL OUTLINE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated