







TCA9548A-Q1 JAJSHE4C - MAY 2019 - REVISED JUNE 2023

# TCA9548A-Q1 リセット機能搭載、車載用 8 チャネル I<sup>2</sup>C スイッチ

## 1 特長

- AEC-Q100 (グレード 1): 車載アプリケーション認定済 4
- 機能安全対応
  - 機能安全システムの設計に役立つ資料を利用可
- 1対8の双方向変換スイッチ
- I<sup>2</sup>C バスおよび SMBus 互換
- アクティブ LOW のリセット入力
- 3 本のアドレス・ピンにより、最大 8 個の TCA9548A-Q1 デバイスを  $I^2C$  バスに接続可能
- I<sup>2</sup>C バス経由で、任意の組み合わせのチャネルを選択 可能
- 電源オン時にすべてのスイッチ・チャネルを選択解除
- 低い R<sub>ON</sub> のスイッチ
- 1.8V、
  - 2.5V、3.3V、5V のバス間での電圧レベル変換が可能
- 電源オン時のグリッチなし
- 活線挿抜をサポート
- 低い静止電流
- 1.65V~5.25V の動作電源電圧範囲
- 5V 許容の入力
- 0~400kHz のクロック周波数
- JESD 78、Class II 準拠で 100mA 超のラッチアップ 性能

# 2 アプリケーション

- インフォテインメント
- 車体および制御
- ルーター (テレコム・スイッチング機器)
- ファクトリ・オートメーション
- I<sup>2</sup>C ターゲット・アドレス競合がある製品 (例:複数の同 じ温度センサ)

## 3 概要

TCA9548A-Q1 デバイスは、I<sup>2</sup>C バスで制御される 8 つ の双方向変換スイッチを備えています。 SCL/SDA アップ ストリーム・ペアが8つのダウンストリーム・ペア(チャネル) にファンアウトされます。プログラム可能な制御レジスタの 設定により、個別の SCn/SDn チャネルまたは複数のチャ ネルの組み合わせを選択できます。これらのダウンストリー ム・チャネルを使用して、I2C ターゲット・アドレスの競合を 解決できます。たとえば、アプリケーションで8つの同じデ ジタル温度センサを必要とする場合、0~7の各チャネル にセンサを 1 つずつ接続できます。


システム・コントローラは、タイムアウトまたはその他の不適 切な動作が発生した場合、RESET 入力を LOW にアサ ートすることで TCA9548A-Q1 をリセットできます。 同様 に、パワーオン・リセットではすべてのチャネルが選択解除 され、 $I^2$ C/SMBus ステート・マシンが初期化されます。 RESETをアサートすると、デバイスを電源オフせずに、同 じリセットと初期化が行われます。これにより、いずれかの ダウンストリーム I<sup>2</sup>C バスが LOW 状態で停止した場合で も回復できます。

スイッチのパス・ゲートは、TCA9548A-Q1 から渡される HIGH 電圧の最大値を VCC ピンで制限できるように構成 されています。最大 HIGH 電圧の制限により、ペアごとに 異なるバス電圧を使用できるため、1.8V、2.5V、3.3V の 部品が、追加保護の必要なしに 5V の部品と通信できま す。外付けのプルアップ抵抗により、各チャネルに求めら れる電圧レベルにバスをプルアップします。 すべての I/O ピンは 5V 許容です。

#### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ・サイズ <sup>(2)</sup>
TCA9548A-Q1	VQFN (24)	4mm × 4mm

- 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合は (2) ピンも含まれます。



代表的なアプリケーション



## **Table of Contents**

1 特長	1	8 Detailed Description	11
<b>2</b> アプリケーション		8.1 Overview	
3 概要		8.2 Functional Block Diagram	12
4 Revision History		8.3 Feature Description	
5 Pin Configuration and Functions		8.4 Device Functional Modes	13
6 Specifications		8.5 Programming	13
6.1 Absolute Maximum Ratings		9 Layout	
6.2 ESD Ratings		9.1 Layout Guidelines	24
6.3 Recommended Operating Conditions		9.2 Layout Example	24
6.4 Thermal Information		10 Device and Documentation Support	
6.5 Electrical Characteristics		10.1 Documentation Support	25
6.6 I <sup>2</sup> C Interface Timing Requirements	6	10.2ドキュメントの更新通知を受け取る方法	<mark>25</mark>
6.7 Reset Timing Requirements		10.3 サポート・リソース	25
6.8 Switching Characteristics		10.4 商標	25
6.9 Typical Characteristics		10.5 静電気放電に関する注意事項	
7 Parameter Measurement Information	9	10.6 用語集	
4 Devision History			
<b>4 Revision History</b> 資料番号末尾の英字は改訂を表しています。 その	改訂履歴	は英語版に準じています。	

Changes from Revision B (October 2021) to Revision C (June 2023)	Page
	1
<ul> <li>Added T<sub>J</sub> Max Junction Temperature for V<sub>CC</sub> ≤ 3.6 V in the Absolute Maximum Ratings</li> </ul>	
<ul> <li>Added T<sub>A</sub> Operating free-air temperature at V<sub>CC</sub> ≤ 3.6 V in the Recommended Operating Condition</li> </ul>	າຣ4
Added I <sub>CC</sub> Standby Mode at 85°C to 125°C in the <i>Electrical Characteristics</i>	5
Changes from Revision A (November 2019) to Revision B (October 2021)	Page
- 「特長」に <i>「機能安全対応」を追加</i>	1
• 車載用機能にグレード 1 を追加し、 <i>温度グレード 3:-40°C~+85°C、T<sub>A</sub> を削除</i>	1
• 旧式の用語を使用している場合、文書全体にわたってコントローラおよびターゲットに変更	
Changes from Revision * (May 2019) to Revision A (November 2019)	Page
V <sub>CC</sub> value missing, added V <sub>CC</sub> = 2.5 V in ⊠ 9-1	19

Product Folder Links: TCA9548A-Q1



# **5 Pin Configuration and Functions**




図 5-1. RGE Package, 24-Pin VQFN, Top View

表 5-1. Pin Functions

PI	N		
NAME	QFN (RGE)	TYPE	DESCRIPTION
A0	22	I	Address input 0. Connect directly to V <sub>CC</sub> or ground
A1	23	I	Address input 1. Connect directly to V <sub>CC</sub> or ground
A2	18	I	Address input 2. Connect directly to V <sub>CC</sub> or ground
GND	9	_	Ground
RESET	24	I	Active-low reset input. Connect to V <sub>CC</sub> or V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor, if not used
SD0	1	I/O	Serial data 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor
SC0	2	I/O	Serial clock 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor
SD1	3	I/O	Serial data 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor
SC1	4	I/O	Serial clock 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor
SD2	5	I/O	Serial data 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor
SC2	6	I/O	Serial clock 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor
SD3	7	I/O	Serial data 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor
SC3	8	I/O	Serial clock 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor
SD4	10	I/O	Serial data 4. Connect to V <sub>DPU4</sub> <sup>(1)</sup> through a pull-up resistor
SC4	11	I/O	Serial clock 4. Connect to V <sub>DPU4</sub> <sup>(1)</sup> through a pull-up resistor
SD5	12	I/O	Serial data 5. Connect to V <sub>DPU5</sub> <sup>(1)</sup> through a pull-up resistor
SC5	13	I/O	Serial clock 5. Connect to V <sub>DPU5</sub> <sup>(1)</sup> through a pull-up resistor
SD6	14	I/O	Serial data 6. Connect to V <sub>DPU6</sub> <sup>(1)</sup> through a pull-up resistor
SC6	15	I/O	Serial clock 6. Connect to V <sub>DPU6</sub> <sup>(1)</sup> through a pull-up resistor
SD7	16	I/O	Serial data 7. Connect to V <sub>DPU7</sub> <sup>(1)</sup> through a pull-up resistor
SC7	17	I/O	Serial clock 7. Connect to V <sub>DPU7</sub> <sup>(1)</sup> through a pull-up resistor
SCL	19	I/O	Serial clock bus. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor
SDA	20	I/O	Serial data bus. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor
VCC	21	Power	Supply voltage

<sup>(1)</sup> V<sub>DPUX</sub> is the pull-up reference voltage for the associated data line. V<sub>DPUM</sub> is the controller I<sup>2</sup>C reference voltage and V<sub>DPU0</sub>-V<sub>DPU7</sub> are the target channel reference voltages.



## **6 Specifications**

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
VI	Input voltage <sup>(2)</sup>		-0.5	7	V
I <sub>I</sub>	Input current		-20	20	mA
Io	Output current		-25		mA
I <sub>CC</sub>	Supply current		-100	100	mA
T <sub>stg</sub>	tg Storage temperature		-65	150	°C
т.	Max Junction Temperature	V <sub>CC</sub> ≤ 3.6 V		130	°C
TJ	iviax suriction remperature	V <sub>CC</sub> ≤ 5.25V		90	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge  Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2  Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level C6	±2000	V	
V <sub>(ESD)</sub>			±1000	<b>v</b>

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## **6.3 Recommended Operating Conditions**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-40 °C ≤ T <sub>A</sub> ≤ 85 °C	1.65	5.25	V
V <sub>IH</sub>	High-level input voltage	SCL, SDA	0.7 × V <sub>CC</sub>	6	V
V IH		A2-A0, RESET	0.7 × V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
V	Low-level input voltage	SCL, SDA	-0.5	0.3 × V <sub>CC</sub>	V
V <sub>IL</sub>		A2-A0, RESET	-0.5	0.3 × V <sub>CC</sub>	V
T <sub>A</sub>	Operating free-air temperature	1.65 V ≤ V <sub>CC</sub> ≤ 5.25 V	-40	85	°C
T <sub>A</sub>	Operating free-air temperature	1.65 V ≤ V <sub>CC</sub> ≤ 3.6 V	-40	125	°C

#### 6.4 Thermal Information

		TCA9548A	
	THERMAL METRIC <sup>(1)</sup>	RGE (VQFN)	UNIT
		24 PINS	-
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	57.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	62.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	34.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	34.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	15.5	°C/W

For more information about traditional and new thermal metrics, see the <u>Semiconductor and IC Package Thermal Metrics</u> application report.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.



## 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted), see note (1)

	PARAMETI	ER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>PORR</sub>	Power-on reset vol	Itage, V <sub>CC</sub> rising	No load, V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(4)</sup>			1.2	1.5	V
V <sub>PORF</sub>	Power-on reset vol	Itage, V <sub>CC</sub> falling <sup>(2)</sup>	No load, V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(4)</sup>		0.8	1		V
	3 7 55 5			5 V		3.6		
				4.5 V to 5.25 V	2.6		4.5	
				3.3 V		1.9		
				3 V to 3.6 V	1.6		2.8	
$V_{o(sw)}$	Switch output volta	ige	$V_{i(sw)} = V_{CC}$ , $I_{SWout} = -100 \mu A$	2.5 V		1.5		V
				2.3 V to 2.7 V	1.1		2	
				1.8 V		1.1		
				1.65 V to 1.95 V	0.6		1.25	
			V <sub>OL</sub> = 0.4 V		3	6		
l <sub>OL</sub>	SDA		V <sub>OL</sub> = 0.6 V	- 1.65 V to 5.25 V	5	9		mA
	SCL, SDA		- 02		-1		1	
	SC7-SC0, SD7-S	D0			-1		1	
l <sub>l</sub>	A2-A0		$V_{I} = V_{CC} \text{ or GND}^{(4)}$	1.65 V to 5.25 V	-1		1	μA
	RESET				-1		1	
		$f_{SCL} = 400 \text{ kHz}$ $V_{I} = V_{CC} \text{ or } GND^{(4)}, I_{O} = 0$	5.25 V		50	80		
	Operating mode			3.6 V		20	35	
			$V_I = V_{CC}$ or $GND^{(4)}$ , $I_O = 0$	2.7 V		11	20	
				1.65 V		6	10	
				5.25 V		9	30	μΑ
			$V_1 = V_{CC} \text{ or } GND^{(4)}, I_O = 0$	3.6 V		6	15	
		f <sub>SCL</sub> = 100 kHz		2.7 V		4	8	
				1.65 V		2	4	
		Low inputs	ow inputs $V_I = GND^{(4)}, I_O = 0$	5.25 V		0.2	4	
				3.6 V		0.1	2	
				2.7 V		0.1	2	
I <sub>CC</sub>				1.65 V		0.1	1	
		High inputs V		5.25 V		0.2	4	
				3.6 V		0.1	2	
			$V_I = V_{CC}, I_O = 0$	2.7 V		0.1	2	
	Standby mode			1.65 V		0.1	1	
				3.6 V		1	2	
		Low inputs	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0, 85°C to 125°C	2.7 V		0.7	1.5	
				1.65 V		0.4	1	
				3.6 V		1	2	
		High inputs	$V_1 = V_{CC}$ or GND, $I_0 = 0$ , 85°C to 125°C	2.7 V		0.7	1.5	
				1.65 V		0.4	2	
ΛΙ	Supply-current	SCI SDA	SCL or SDA input at 0.6 V, Other inputs at V <sub>CC</sub> or GND <sup>(4)</sup>			3	20	^
ΔI <sub>CC</sub>	change	SCL, SDA	SCL or SDA input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or $\text{GND}^{(4)}$	- 1.65 V to 5.25 V		3	20	μA
	A2-A0		V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(4)</sup>			4	5	- 1
$C_i$	RESET		AL = ACC OF STADY	1.65 V to 5.25 V		4	5	
	SCL		V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , Switch OFF			20	28	
C (3)	SDA		V = V or CND(4) Switch OFF	4.05.77		20	28	"r
C <sub>io(off)</sub> (3)	SC7-SC0, SD7-S	D0	$V_I = V_{CC}$ or GND <sup>(4)</sup> , Switch OFF	1.65 V to 5.25 V		5.5	7.5	pF



## 6.5 Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted), see note (1)

PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
	Switch-on resistance	$V_0 = 0.4 \text{ V}, I_0 = 15 \text{ mA}$	4.5 V to 5.25 V	4	10	25	Ω
B			3 V to 3.6 V	5	12	35	
R <sub>ON</sub>		V <sub>O</sub> = 0.4 V, I <sub>O</sub> = 10 mA	2.3 V to 2.7 V	7	15	45	Ω
			1.65 V to 1.95 V	10	25	70	

- For operation between specified voltage ranges, refer to the worst-case parameter in both applicable ranges. (1)
- (2)
- The power-on reset circuit resets the  $I^2C$  bus logic with  $V_{CC} < V_{PORF}$ .  $C_{io(ON)}$  depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON. RESET =  $V_{CC}$  (held high) when all other input voltages,  $V_I$  = GND.

## 6.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see 🗵 7-1)

			MIN	MAX	UNIT
STANDARD	MODE				
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time	I <sup>2</sup> C clock high time			
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0(1)		μs
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output (SDn) fall time (10 pF to 400 pF	bus)		300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start		4.7		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		4.7		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold		4		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		μs
t <sub>vdL(Data)</sub>	Valid-data time (high to low) <sup>(2)</sup>	SCL low to SDA output low valid		1	μs
t <sub>vdH(Data)</sub>	Valid-data time (low to high) <sup>(2)</sup>	SCL low to SDA output high valid		0.6	μs
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF
FAST MODE	<b>=</b>		•		
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0(1)		μs
t <sub>icr</sub>	I <sup>2</sup> C input rise time		20	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		20 × (V <sub>CC</sub> / 5.5 V)	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output (SDn) fall time (10 pF to 400 pF	bus)	20 × (V <sub>CC</sub> / 5.5 V)	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		0.6		μs
t <sub>vdL(Data)</sub>	Valid-data time (high to low) <sup>(2)</sup>	SCL low to SDA output low valid		1	μs
t <sub>vdH(Data)</sub>	Valid-data time (low to high) <sup>(2)</sup>	SCL low to SDA output high valid		0.6	μs

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

## 6.6 I<sup>2</sup>C Interface Timing Requirements (continued)

over recommended operating free-air temperature range (unless otherwise noted) (see Z 7-1)

		MIN	MAX	UNIT	
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF

<sup>(1)</sup> A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH</sub> min of the SCL signal), to bridge the undefined region of the falling edge of SCL.

## **6.7 Reset Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT	
t <sub>W(L)</sub>	Pulse duration, RESET low	6		ns
t <sub>REC(STA)</sub>	Recovery time from RESET to start	0		ns

## 6.8 Switching Characteristics

over recommended operating free-air temperature range, C<sub>L</sub> ≤100 pF (unless otherwise noted) (see ⊠ 7-1)

	PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
t <sub>pd</sub> (1)	Propagation delay time	$R_{ON} = 20 \Omega, C_L = 15 pF$	SDA or SCL	SDn or SCn	0.3	ns
tpd (*)	Propagation delay time	$R_{ON} = 20 \Omega, C_L = 50 pF$	SDA OF SCL	SDIT OF SCIT	1	115
t <sub>rst</sub> (2)	RESET time (SDA clear)		RESET	SDA	500	ns


<sup>(1)</sup> The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

<sup>(2)</sup> Data taken using a 1 kΩ pull-up resistor and 50 pF load (see ⊠ 7-2)

<sup>(2)</sup> t<sub>rst</sub> is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of t<sub>WL</sub>.




## **6.9 Typical Characteristics**






## 7 Parameter Measurement Information



**SDA LOAD CONFIGURATION** 




**VOLTAGE WAVEFORMS** 

BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data


- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- C. Not all parameters and waveforms are applicable to all devices.

図 7-1. I<sup>2</sup>C Load Circuit and Voltage Waveforms





**SDA LOAD CONFIGURATION** 



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. I/Os are configured as inputs.
- D. Not all parameters and waveforms are applicable to all devices.

図 7-2. Reset Load Circuit and Voltage Waveforms

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



## 8 Detailed Description

#### 8.1 Overview

The TCA9548A-Q1 is an 8-channel, bidirectional translating I<sup>2</sup>C switch. The controller SCL/SDA signal pair is directed to eight channels of target devices, SC0/SD0-SC7/SD7. Any individual downstream channel can be selected as well as any combination of the eight channels.


The device offers an active-low  $\overline{\text{RESET}}$  input which resets the state machine and allows the TCA9548A-Q1 to recover if one of the downstream I<sup>2</sup>C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V<sub>CC</sub>, also known as a power-on reset (POR). Both the  $\overline{\text{RESET}}$  function and a POR cause all channels to be deselected.

The connections of the  $I^2C$  data path are controlled by the same  $I^2C$  controller device that is switched to communicate with multiple  $I^2C$  targets. After the successful acknowledgment of the target address (hardware selectable by A0, A1, and A2 pins), a single 8-bit control register is written to or read from to determine the selected channels.

The TCA9548A-Q1 may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8 V, 2.5 V, or 3.3 V parts can communicate with 5 V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the controller and each target channel.



## 8.2 Functional Block Diagram



## 8.3 Feature Description

The TCA9548A-Q1 is an 8-channel, bidirectional translating switch for I<sup>2</sup>C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The TCA9548A-Q1 features I<sup>2</sup>C control using a single 8-bit control register in which each bit controls the enabling and disabling of one of the corresponding 8 switch channels for I<sup>2</sup>C data flow. Depending on the application, voltage translation of the I<sup>2</sup>C bus can also be achieved using the TCA9548A-Q1 to allow 1.8 V, 2.5 V, or 3.3 V parts to communicate with 5 V parts. Additionally, in the

event that communication on the I<sup>2</sup>C bus enters a fault state, the TCA9548A-Q1 can be reset to resume normal operation using the RESET pin feature or by a power-on reset which results from cycling power to the device.

#### 8.4 Device Functional Modes

## 8.4.1 RESET Input

The  $\overline{\text{RESET}}$  input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of  $t_{WL}$ , the TCA9548A-Q1 resets its registers and  $I^2C$  state machine and deselects all channels. The  $\overline{\text{RESET}}$  input must be connected to  $V_{CC}$  through a pull-up resistor.

#### 8.4.2 Power-On Reset

When power is applied to the VCC pin, an internal power-on reset holds the TCA9548A-Q1 in a reset condition until  $V_{CC}$  has reached  $V_{PORR}$ . At this point, the reset condition is released, and the TCA9548A-Q1 registers and  $I^2C$  state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter,  $V_{CC}$  must be lowered below  $V_{PORF}$  to reset the device.

## 8.5 Programming


#### 8.5.1 I<sup>2</sup>C Interface

The TCA9548A-Q1 has a standard bidirectional I<sup>2</sup>C interface that is controlled by a controller device in order to be configured or read the status of this device. Each target on the I<sup>2</sup>C bus has a specific device address to differentiate between other target devices that are on the same I<sup>2</sup>C bus. Many target devices require configuration upon startup to set the behavior of the device. This is typically done when the controller accesses internal register maps of the target, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read.

The physical I<sup>2</sup>C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to  $V_{CC}$  through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I<sup>2</sup>C lines. (For further details, see the I<sup>2</sup>C Pull-up Resistor Calculation application report. Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition (See  $\boxtimes$  8-1 and  $\boxtimes$  8-2).

The following is the general procedure for a controller to access a target device:


- 1. If a controller wants to send data to a target:
  - · Controller-transmitter sends a START condition and addresses the target-receiver.
  - · Controller-transmitter sends data to target-receiver.
  - Controller-transmitter terminates the transfer with a STOP condition.
- 2. If a controller wants to receive or read data from a target:
  - Controller-receiver sends a START condition and addresses the target-transmitter.
  - Controller-receiver sends the requested register to read to target-transmitter.
  - Controller-receiver receives data from the target-transmitter.
  - Controller-receiver terminates the transfer with a STOP condition.



**図** 8-1. Definition of Start and Stop Conditions

Product Folder Links: TCA9548A-Q1





#### 図 8-2. Bit Transfer

#### 8.5.2 Device Address




図 8-3. TCA9548A-Q1 Address

The last bit of the target address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

表 8-1 shows the TCA9548A-Q1 address reference.

表 8-1. Address Reference

	INPUTS		I <sup>2</sup> C BUS TARGET ADDRESS
A2	A1	A0	1 C BOS TARGET ADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	Н	113 (decimal), 71 (hexadecimal)
L	Н	L	114 (decimal), 72 (hexadecimal)
L	Н	Н	115 (decimal), 73 (hexadecimal)
Н	L	L	116 (decimal), 74 (hexadecimal)
Н	L	Н	117 (decimal), 75 (hexadecimal)
Н	Н	L	118 (decimal), 76 (hexadecimal)
Н	Н	Н	119 (decimal), 77 (hexadecimal)

Product Folder Links: TCA9548A-Q1

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

#### 8.5.3 Bus Transactions

Data must be sent to and received from the target devices, and this is accomplished by reading from or writing to registers in the target device.

Registers are locations in the memory of the target which contain information, whether it be the configuration information or some sampled data to send back to the controller. The controller must write information to these registers in order to instruct the target device to perform a task.


While it is common to have registers in I<sup>2</sup>C targets, note that not all target devices have registers. Some devices are simple and contain only 1 register, which may be written to directly by sending the register data immediately after the target address, instead of addressing a register. The TCA9548A-Q1 is example of a single-register device, which is controlled via I<sup>2</sup>C commands. Since it has 1 bit to enable or disable a channel, there is only 1 register needed, and the controller merely writes the register data after the target address, skipping the register number.

#### 8.5.3.1 Writes

To write on the  $I^2C$  bus, the controller sends a START condition on the bus with the address of the target, as well as the last bit (the R/ $\overline{W}$  bit) set to 0, which signifies a write. The target acknowledges, letting the controller know it is ready. After this, the controller starts sending the control register data to the target until the controller has sent all the data necessary (which is sometimes only a single byte), and the controller terminates the transmission with a STOP condition.

There is no limit to the number of bytes sent, but the last byte sent is what is in the register.

図 8-4 shows an example of writing a single byte to a target register.



Write to one register in a device




図 8-4. Write to Register

#### 8.5.3.2 Reads

Reading from a target is very similar to writing, but the controller sends a START condition, followed by the target address with the R/ $\overline{W}$  bit set to 1 (signifying a read). The target acknowledges the read request, and the controller releases the SDA bus but continues supplying the clock to the target. During this part of the transaction, the controller becomes the controller-receiver, and the target becomes the target-transmitter.

The controller continues to send out the clock pulses, but releases the SDA line so that the target can transmit data. At the end of every byte of data, the controller sends an ACK to the target, letting the target know that it is ready for more data. Once the controller has received the number of bytes it is expecting, it sends a NACK, signaling to the target to halt communications and release the bus. The controller follows this up with a STOP condition.

■ 8-5 shows an example of reading a single byte from a target register.




図 8-5. Read from Control Register

#### 8.5.4 Control Register

Following the successful acknowledgment of the address byte, the bus controller sends a command byte that is stored in the control register in the TCA9548A-Q1 (see  $\boxtimes$  8-6). This register can be written and read via the I<sup>2</sup>C bus. Each bit in the command byte corresponds to a SCn/SDn channel and a high (or 1) selects this channel. Multiple SCn/SDn channels may be selected at the same time. When a channel is selected, the channel becomes active after a stop condition has been placed on the I<sup>2</sup>C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur immediately after the acknowledge cycle. If multiple bytes are received by the TCA9548A-Q1, it saves the last byte received.

Channel Selection Bits (Read/Write)




図 8-6. Control Register

Product Folder Links: TCA9548A-Q1



表 8-2 shows the TCA9548A-Q1 Command Byte Definition.

表 8-2. Command Byte Definition

		COMMAND						
B7	B6	B5	B4	В3	B2	B1	В0	COMMAND
X	х	Х	Х	Х	Х	Х	0	Channel 0 disabled
_ ^	_ ^	^	^	^	^	^	1	Channel 0 enabled
Х	X	Х	х	Х	Х	0	X	Channel 1 disabled
^	^	^	^	^	^	1	1 ^	Channel 1 enabled
Х	X	Х	х	Х	0	X	X	Channel 2 disabled
^	^	^	^	^	1	_ ^	^	Channel 2 enabled
Х	х	Х	Х	0	Х	Х	X	Channel 3 disabled
^	^	^	^	1	^	^	_ ^	Channel 3 enabled
Х	Х	Х	0	Х	Х	V V	х	Channel 4 disabled
^	^	^	1	^	^	X	_ ^	Channel 4 enabled
Х	Х	0	х	Х	Х	Х	X	Channel 5 disabled
^	^	1	^	^	^	^	_ ^	Channel 5 enabled
Х	0	X	х	Х	Х	Х	X	Channel 6 disabled
^	1	^	^	^	^	^	^	Channel 6 enabled
0	X	Х	х	Х	Х	Х	х	Channel 7 disabled
1	1 ^	^	^	^	^	^	^	Channel 7 enabled
0	0	0	0	0	0	0	0	No channel selected, power-up/reset default state

#### 8.5.5 RESET Input

The  $\overline{\text{RESET}}$  input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of  $t_{WL}$ , the TCA9548A-Q1 resets its registers and I<sup>2</sup>C state machine and deselects all channels. The  $\overline{\text{RESET}}$  input must be connected to  $V_{CC}$  through a pull-up resistor.

## 8.5.6 Power-On Reset

When power (from 0 V) is applied to  $V_{CC}$ , an internal power-on reset holds the TCA9548A-Q1 in a reset condition until  $V_{CC}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the TCA9548A-Q1 registers and  $I^2C$  state machine initialize to their default states. After that,  $V_{CC}$  must be lowered to below  $V_{POR}$  and then back up to the operating voltage for a power-reset cycle.



## **Application and Implementation**

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

Applications of the TCA9548A-Q1 contain an  $I^2C$  (or SMBus) controller device and up to eight  $I^2C$  target devices. The downstream channels are ideally used to resolve  $I^2C$  target address conflicts. For example, if eight identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0-7. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the  $I^2C$  controller can move on and read the next channel.

In an application where the  $I^2C$  bus contains many additional target devices that do not result in  $I^2C$  target address conflicts, these target devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches are enabled simultaneously, additional design requirements must be considered (see the *Design Requirements* section and *Detailed Design Procedure* section).

Product Folder Links: TCA9548A-Q1

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



## 9.2 Typical Application

☑ 9-1 shows an application in which the TCA9548A-Q1 can be used.




図 9-1. Typical Application Schematic

#### 9.2.1 Design Requirements

A typical application of the TCA9548A-Q1 contains one or more data pull-up voltages,  $V_{DPUX}$ , one for the controller device ( $V_{DPUM}$ ) and one for each of the selectable target channels ( $V_{DPU0} - V_{DPU7}$ ). In the event where the controller device and all target devices operate at the same voltage, then  $V_{DPUM} = V_{DPUX} = VCC$ . In an application where voltage translation is necessary, additional design requirements must be considered to determine an appropriate  $V_{CC}$  voltage.

The A0, A1, and A2 pins are hardware selectable to control the target address of the TCA9548A-Q1. These pins may be tied directly to GND or  $V_{CC}$  in the application.

If multiple target channels are activated simultaneously in the application, then the total  $I_{OL}$  from SCL/SDA to GND on the controller side is the sum of the currents through all pull-up resistors,  $R_p$ .

The pass-gate transistors of the TCA9548A-Q1 are constructed such that the  $V_{CC}$  voltage can be used to limit the maximum voltage that is passed from one  $I^2C$  bus to another.

## 9.2.2 Detailed Design Procedure

Once all the targets are assigned to the appropriate target channels and bus voltages are identified, the pull-up resistors,  $R_p$ , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of  $V_{DPUX}$ ,  $V_{OL,(max)}$ , and  $I_{OL}$  as shown in  $\vec{x}$  1:

$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}}$$
(1)

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL}$  = 400 kHz) and bus capacitance,  $C_h$  as shown in  $\gtrsim 2$ :


$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \tag{2}$$

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9548A-Q1,  $C_{io(OFF)}$ , the capacitance of wires, connections and traces, and the capacitance of each individual target on a given channel. If multiple channels are activated simultaneously, each of the targets on all channels contribute to total bus capacitance.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

#### 9.2.3 Application Curves






図 9-2. Pass-Gate Voltage (V<sub>pass</sub>) vs Supply Voltage (V<sub>CC</sub>) at Three Temperature Points

図 9-3. Maximum Pull-up Resistance  $(R_{p(max)})$  vs Bus Capacitance  $(C_b)$ 




図 9-4. Minimum Pull-up Resistance (R<sub>p(min)</sub>) vs Pull-up Reference Voltage (V<sub>DPUX</sub>)




## **Power Supply Recommendations**

The operating power-supply voltage range of the TCA9548A-Q1 is 1.65 V to 5.25 V applied at the VCC pin. When the TCA9548A-Q1 is powered on for the first time or anytime the device must be reset by cycling the power supply, the power-on reset requirements must be followed to ensure the I<sup>2</sup>C bus logic is initialized properly.

#### 9.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA9548A-Q1 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

A power-on reset is shown in **39-1**.



 $V_{CC}$  is Lowered Below the POR Threshold, Then Ramped Back Up to  $V_{CC}$ 

図 9-1. Power-On Reset Waveform

表 9-1 specifies the performance of the power-on reset feature for TCA9548A-Q1 for both types of power-on reset.

20 ii kaaaiiiiaaa aappi) aadaananig ana kaanp kaaa										
	MIN	MAX	UNIT							
V <sub>CC_FT</sub>	Fall time	See 図 9-1	1	100	ms					
V <sub>CC_RT</sub>	Rise time	See 図 9-1	0.1	100	ms					
V <sub>CC_TRR</sub>	Time to re-ramp (when $V_{CC}$ drops below $V_{PORF(min)}$ – 50 mV or when $V_{CC}$ drops to GND)	See 図 9-1	40		μs					
V <sub>CC_GH</sub>	Level that $V_{CC}$ can glitch down to, but not cause a functional disruption when $V_{CC\_GW}$ = 1 $\mu s$	See 図 9-2		1.2	V					
V <sub>CC_GW</sub>	Glitch width that does not cause a functional disruption when $V_{CC\_GH} = 0.5 \times V_{CC}$	See 図 9-2		10	μs					

表 9-1. Recommended Supply Sequencing and Ramp Rates(1)

(1) All supply sequencing and ramp rate values are measured at  $T_A = 25$ °C

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance.  $\boxtimes$  9-2 and  $\not\equiv$  9-1 provide more information on how to measure these specifications.

Product Folder Links: TCA9548A-Q1

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated





図 9-2. Glitch Width and Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0.  $\boxtimes$  9-3 and  $\mathop{\sharp}$  9-1 provide more details on this specification.



## 9 Layout

## 9.1 Layout Guidelines

For PCB layout of the TCA9548A-Q1, common PCB layout practices must be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and pins that are connected to ground must have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. Bypass and decoupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all  $V_{DPUX}$  voltages and  $V_{CC}$  could be at the same potential and a single copper plane could connect all of the pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required,  $V_{DPUM}$  and  $V_{DPU0} - V_{DPU7}$ , may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I<sup>2</sup>C bus capacitance added by PCB parasitics, data lines (SCn and SDn) must be a short as possible and the widths of the traces must also be minimized (for example, 5-10 mils depending on copper weight).

#### 9.2 Layout Example




図 9-1. Layout Schematic

Product Folder Links: TCA9548A-Q1



## 10 Device and Documentation Support

## **10.1 Documentation Support**

#### 10.1.1 Related Documentation

For related documentation see the following:

- I2C Bus Pull-Up Resistor Calculation
- Maximum Clock Frequency of I2C Bus Using Repeaters
- Introduction to Logic
- Understanding the I2C Bus
- Choosing the Correct I2C Device for New Designs
- TCA9548AEVM User's Guide

#### 10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 10.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 10.4 商標

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TCA9548A-Q1

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TCA9548ARGERQ1	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	T9548A
TCA9548ARGERQ1.B	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	T9548A

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TCA9548A-Q1:

Catalog: TCA9548A

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 9-Nov-2025

NOTE: Qualified Version Definitions:


 $_{\bullet}$  Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Jun-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ĺ	TCA9548ARGERQ1	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 9-Jun-2023



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TCA9548ARGERQ1	VQFN	RGE	24	3000	367.0	367.0	35.0	

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日:2025 年 10 月