**TCA9548A** 



# TCA9548A 低電圧 8 チャネル、リセット機能搭載 I<sup>2</sup>C スイッチ

#### 1 特長

- 1対8の双方向変換スイッチ
- I<sup>2</sup>C バスおよび SMBus 互換
- アクティブ LOW のリセット入力
- 3 本のアドレス ピンにより、最大 8 個の TCA9548A を I<sup>2</sup>C バスに接続可能
- I<sup>2</sup>C バス経由で、任意の組み合わせのチャネルを選択
- 電源オン時にすべてのスイッチ チャネルの接続解除
- 低い R<sub>ON</sub> のスイッチ
- 1.8V、2.5V、3.3V、5Vのバス間での電圧レベル変換
- 電源オン時のグリッチなし
- 活線挿抜をサポート
- 低いスタンバイ電流
- 1.65V~5.5V の動作電源電圧範囲
- 5V 許容の入力
- 0~400kHz のクロック周波数
- JESD 78、Class II 準拠で 100mA 超のラッチアップ
- JESD 22 を超える ESD 保護
  - ±2000V、人体モデル (A114-A)
  - 200V、マシン モデル (A115-A)
  - ±1000V、デバイス帯電モデル (C101)

# 2 アプリケーション

- ・サーバー
- ルーター (テレコム スイッチング機器)
- ファクトリ オートメーション
- I<sup>2</sup>C ターゲット アドレス競合がある製品 (例: 複数の同 じ温度センサ)

#### 3 概要

TCA9548A デバイスは、I<sup>2</sup>C バスで制御される 8 つの双 方向変換スイッチを備えています。 SCL/SDA アップストリ ーム ペアが 8 つのダウンストリーム ペア (チャネル) にフ ァンアウトされます。プログラム可能な制御レジスタの設定 により、どのような個別の SCn/SDn チャネルでも、あるい は、チャネルの組み合わせでも選択できます。これらのダ ウンストリーム チャネルを使用して、I<sup>2</sup>C ターゲット アドレス の競合を解決できます。たとえば、アプリケーションで8つ の同じデジタル温度センサを必要とする場合、0-7。


システムコントローラは、タイムアウトまたはその他の不適 切な動作が発生した場合、RESET 入力を Low にアサー トすることで TCA9548A をリセットできます。 同様に、パワ ーオンリセットではすべてのチャネルが選択解除され、 I<sup>2</sup>C/SMBus ステート マシンが初期化されます。 RESET をアサートすると、デバイスを電源オフせずに、同じリセット と初期化が行われます。これにより、いずれかのダウンスト リーム I<sup>2</sup>C バスが Low 状態で停止した場合でも回復でき ます。

スイッチのパス ゲートは、TCA9548A から渡される最高電 圧を、VCCピンを使用して制限できるように構成されてい ます。最大 HIGH 電圧の制限により、ペアごとに異なるバ ス電圧を使用できるため、1.8V、2.5V、3.3V の部品が、 追加保護の必要なしに 5V の部品と通信できます。外付 けのプルアップ抵抗により、各チャネルに求められる電圧 レベルにバスをプルアップします。すべての 1/0 ピンは 5V 許容です。

#### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
	PW (TSSOP, 24)	7.80mm × 4.40mm
TCA9548A	RGE (VQFN, 24)	4.00mm × 4.00mm
	DGS (VSSOP, 24)	6.10 mm × 3.00mm

利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。



アプリケーション概略図

English Data Sheet: SCPS207




# **Table of Contents**

<b>1</b> 特長 1	7.3 Feature Description	13
<b>2</b> アプリケーション1	7.4 Device Functional Modes	14
3 概要1	7.5 Programming	
4 Pin Configuration and Functions3	8 Application and Implementation	
5 Specifications4	8.1 Application Information	
5.1 Absolute Maximum Ratings4	8.2 Typical Application	20
5.2 ESD Ratings4	8.3 Power Supply Recommendations	<mark>23</mark>
5.3 Recommended Operating Conditions4	8.4 Layout	25
5.4 Thermal Information5	9 Device and Documentation Support	<mark>27</mark>
5.5 Electrical Characteristics	9.1 Documentation Support	<mark>27</mark>
5.6 I <sup>2</sup> C Interface Timing Requirements7	9.2ドキュメントの更新通知を受け取る方法	27
5.7 Reset Timing Requirements8	9.3 サポート・リソース	27
5.8 Switching Characteristics8	9.4 商標	27
5.9 Typical Characteristics9	9.5 静電気放電に関する注意事項	<mark>27</mark>
6 Parameter Measurement Information10	9.6 用語集	27
7 Detailed Description12	10 Revision History	
7.1 Overview12	11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram13	Information	28



# 4 Pin Configuration and Functions






図 4-2. RGE Package, 24-Pin VQFN (Top View)

☑ 4-1. PW, DGS Package, 24-Pin TSSOP, VSSOP (Top View)

表 4-1. Pin Functions

	PIN					
NAME	TSSOP, VSSOP (PW, DGS)	VQFN (RGE)	TYPE	DESCRIPTION		
A0	1	22	Ι	Address input 0. Connect directly to V <sub>CC</sub> or ground		
A1	2	23	Ι	Address input 1. Connect directly to V <sub>CC</sub> or ground		
A2	21	18	Ι	Address input 2. Connect directly to V <sub>CC</sub> or ground		
GND	12	9		Ground		
RESET	3	24	Ι	Active-low reset input. Connect to V <sub>CC</sub> or V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor, if not used		
SD0	4	1	I/O	Serial data 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor		
SC0	5	2	I/O	Serial clock 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor		
SD1	6	3	I/O	Serial data 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor		
SC1	7	4	I/O	Serial clock 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor		
SD2	8	5	I/O	Serial data 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor		
SC2	9	6	I/O	Serial clock 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor		
SD3	10	7	I/O	Serial data 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor		
SC3	11	8	I/O	Serial clock 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor		
SD4	13	10	I/O	Serial data 4. Connect to V <sub>DPU4</sub> <sup>(1)</sup> through a pull-up resistor		
SC4	14	11	I/O	Serial clock 4. Connect to V <sub>DPU4</sub> <sup>(1)</sup> through a pull-up resistor		
SD5	15	12	I/O	Serial data 5. Connect to V <sub>DPU5</sub> <sup>(1)</sup> through a pull-up resistor		
SC5	16	13	I/O	Serial clock 5. Connect to V <sub>DPU5</sub> <sup>(1)</sup> through a pull-up resistor		
SD6	17	14	I/O	Serial data 6. Connect to V <sub>DPU6</sub> <sup>(1)</sup> through a pull-up resistor		
SC6	18	15	I/O	Serial clock 6. Connect to V <sub>DPU6</sub> <sup>(1)</sup> through a pull-up resistor		
SD7	19	16	I/O	Serial data 7. Connect to V <sub>DPU7</sub> <sup>(1)</sup> through a pull-up resistor		
SC7	20	17	I/O	Serial clock 7. Connect to V <sub>DPU7</sub> <sup>(1)</sup> through a pull-up resistor		
SCL	22	19	I/O	Serial clock bus. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor		
SDA	23	20	I/O	Serial data bus. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor		
VCC	24	21	Power	Supply voltage		

<sup>(1)</sup> V<sub>DPUX</sub> is the pull-up reference voltage for the associated data line. V<sub>DPUM</sub> is the controller I<sup>2</sup>C reference voltage and V<sub>DPU0</sub>-V<sub>DPU7</sub> are the target channel reference voltages.



# **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	3 1 3 (	·	M	IN MAX	UNIT
V <sub>CC</sub>	Supply voltage		-(	).5 7	V
VI	Input voltage <sup>(2)</sup>		-(	).5 7	V
I <sub>I</sub>	Input current		_	20 20	mA
Io	Output current		_	25	mA
I <sub>CC</sub>	Supply current	Supply current		00 100	mA
T <sub>stg</sub>	Storage temperature	Storage temperature		65 150	°C
TJ	Max Junction Temperature	V <sub>CC</sub> ≤ 3.6 V		130	°C
T <sub>J</sub>	max surrough remperature	V <sub>CC</sub> ≤ 5.5 V		90	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

#### 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Liectiostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	v

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

			MIN	MAX	UNIT
V	Supply voltage	-40 °C ≤ T <sub>A</sub> ≤ 85 °C	1.65	5.5	V
V <sub>CC</sub>		85 °C < T <sub>A</sub> ≤ 125 °C	1.65	3.6	v
V <sub>IH</sub>	High-level input voltage	SCL, SDA	0.7 × V <sub>CC</sub>	6	V
VIH	High-level input voltage	A2-A0, RESET	0.7 × V <sub>CC</sub>	V <sub>CC</sub> + 0.5	v
V <sub>IL</sub>	Low-level input voltage	SCL, SDA	-0.5	0.3 × V <sub>CC</sub>	V
VIL	Low-level input voltage	A2-A0, RESET	-0.5	0.3 × V <sub>CC</sub>	× V <sub>CC</sub>
T <sub>A</sub>	Operating free air temperature	3.6 V < V <sub>CC</sub> ≤ 5.5 V	-40	85	°C
'A	T <sub>A</sub> Operating free-air temperature	$1.65 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}$	-40	125	

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated

<sup>2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# **5.4 Thermal Information**

THERMAL METRIC <sup>(1)</sup>		PW (TSSOP)	RGE (VQFN)	DGS (VSSOP)	UNIT
		24 PINS	24 PINS	24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108.8	57.2	86.1	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	54.1	62.5	34.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	62.7	34.4	47.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	10.9	3.8	1.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	62.3	34.4	47.0	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	15.5	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# **5.5 Electrical Characteristics**

 $V_{CC}$  = 1.65 V to 5.5 V, over recommended operating free-air temperature ranges supported by Recommended Operating Conditions (unless otherwise noted) (1)

	PARAMETE	ER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP (2)	MAX	UNIT
V <sub>PORR</sub>	Power-on reset vol	tage, V <sub>CC</sub> rising	No load, V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(3)</sup>			1.2	1.5	V
V <sub>PORF</sub>	Power-on reset vol	tage, V <sub>CC</sub> falling <sup>(4)</sup>	No load, V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(3)</sup>		0.8	1		٧
				5 V		3.6		
				4.5 V to 5.5 V	2.6		4.5	
				3.3 V		1.9		
			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	3 V to 3.6 V	1.6		2.8	.,
$V_{o(sw)}$	Switch output volta	ige	$V_{i(sw)} = V_{CC}$ , $I_{SWout} = -100 \mu A$	2.5 V		1.5		V
				2.3 V to 2.7 V	1.1		2	
				1.8 V		1.1		
				1.65 V to 1.95 V	0.6		1.25	
	CDA		V <sub>OL</sub> = 0.4 V	1 GE V to E E V	3	6		ma A
I <sub>OL</sub>	SDA		V <sub>OL</sub> = 0.6 V	1.65 V to 5.5 V	6	9		mA
	SCL, SDA				-1		1	
	SC7-SC0, SD7-S	D0	V = V or CND(3)	1 GE V to E E V	-1		1	
I <sub>I</sub>	A2-A0		$V_I = V_{CC} \text{ or } GND^{(3)}$	1.65 V to 5.5 V	-1		1	μA
	RESET				-1		1	
		f = 400 kH = V = V = 25 CND(3) L		5.5 V		50	80	
			$V_1 = V_{CC}$ or $GND^{(3)}$ , $I_0 = 0$	3.6 V		20	35	
		f <sub>SCL</sub> = 400 kHz	V <sub>I</sub> = V <sub>CC</sub> of GND(*), I <sub>O</sub> = 0	2.7 V		11	20	
				1.65 V		6	10	
	Operating mode		$V_1 = V_{CC} \text{ or } GND^{(3)}, I_O = 0$	5.5 V		9	30	
		f <sub>SCL</sub> = 100 kHz		3.6 V		6	15	
				2.7 V		4	8	
				1.65 V		2	4	
			$V_1 = GND^{(3)}, I_O = 0, -40 \text{ °C} \le TA \le 85 \text{ °C}$	5.5 V		0.2	2	μA
I <sub>CC</sub>		I amianta		3.6 V		0.1	2	
		Low inputs		2.7 V		0.1	1	
				1.65 V		0.1	1	
				5.5 V		0.2	2	
	Standby mode	High inputs	$V_1 = V_{CC}, I_0 = 0, -40 \text{ °C} \le TA \le 85 \text{ °C}$	3.6 V		0.1	2	
		I light lilputs	V  - V <sub>CC</sub> , 10 - 0, -40 C 3 IA 3 65 C	2.7 V		0.1	1	
				1.65 V		0.1	1	
				3.6 V		1	2	μA
		Low and High Inputs	Vi = Vcc or GND, lo = 0, 85 °C < TA ≤ 125 °C	2.7 V		0.7	1.5	μΑ
				1.65 V		0.4	1	μA
Alaa	Supply-current	SCL, SDA	SCL or SDA input at 0.6 V, Other inputs at V <sub>CC</sub> or GND <sup>(3)</sup>	1.65 V to 5.5 V		3	20	μA
ΔI <sub>CC</sub>	change	302, 3271	SCL or SDA input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or $\text{GND}^{(3)}$	1.00 1 10 0.0 1		3	20	μ/ \
	A2-A0		-V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(3)</sup>			4	5	
Ci	RESET			1.65 V to 5.5 V		4	5	pF
	SCL		V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(3)</sup> , Switch OFF			20	28	
C:- (-ff (5)	SDA		-V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(3)</sup> , Switch OFF	1.65 V to 5.5 V		20	28	nΕ
C <sub>io(off)</sub> (5)	SC7-SC0, SD7-S	D0	VI = VCC OF GIVE, SWITCH OF I	1.00 V 10 0.0 V		5.5	7.5	pF

Copyright © 2024 Texas Instruments Incorporated

# $V_{CC}$ = 1.65 V to 5.5 V, over recommended operating free-air temperature ranges supported by Recommended Operating Conditions (unless otherwise noted) (1)

PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP (2)	MAX	UNIT
		V <sub>O</sub> = 0.4 V, I <sub>O</sub> = 15 mA	4.5 V to 5.5 V	4	10	20	
B			3 V to 3.6 V	5	12	30	
R <sub>ON</sub>	Switch-on resistance	V = 0.4 V L = 10 mA	2.3 V to 2.7 V	7	15	45	Ω
		$V_0 = 0.4 \text{ V}, I_0 = 10 \text{ mA}$	1.65 V to 1.95 V	10	25	70	

- (1) For operation between specified voltage ranges, refer to the worst-case parameter in both applicable ranges
- (2) All typical values are at nominal supply voltage (1.8-, 2.5-,3.3-, or 5-V V<sub>CC</sub>), T<sub>A</sub> = 25°C
- (3)  $\overline{RESET} = V_{CC}$  (held high) when all other input voltages,  $V_1 = GND$ .
- (4) The power-on reset circuit resets the I<sup>2</sup>C bus logic with V<sub>CC</sub> < V<sub>PORF</sub>
- (5) C<sub>io(ON)</sub> depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON.

# 5.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see 🗵 6-1)

	g apo.a		MIN	MAX	UNIT
STANDARD	MODE				
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0(1)		μs
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output (SDn) fall time (10-pF to 400-pF b	us)		300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start		4.7		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		4.7		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold		4		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		μs
t <sub>vdL(Data)</sub>	Valid-data time (high to low) <sup>(2)</sup>	SCL low to SDA output low valid		1	μs
t <sub>vdH(Data)</sub>	Valid-data time (low to high) <sup>(2)</sup>	SCL low to SDA output high valid		0.6	μs
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF
FAST MODE	:				
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0(1)		μs
t <sub>icr</sub>	I <sup>2</sup> C input rise time		20 + 0.1C <sub>b</sub> (3)	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		20 + 0.1C <sub>b</sub> (3)	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output (SDn) fall time (10-pF to 400-pF b	us)	20 + 0.1C <sub>b</sub> (3)	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		0.6		μs
t <sub>vdL(Data)</sub>	Valid-data time (high to low) <sup>(2)</sup>	SCL low to SDA output low valid		1	μs
t <sub>vdH(Data)</sub>	Valid-data time (low to high) <sup>(2)</sup>	SCL low to SDA output high valid		0.6	μs
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1	μs

資料に関するフィードバック(ご意見やお問い合わせ)を送信

1



over recommended operating free-air temperature range (unless otherwise noted) (see 🗵 6-1)

		MIN	MAX	UNIT
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load		400	pF

- (1) A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH</sub> min of the SCL signal), to bridge the undefined region of the falling edge of SCL.
- (2) Data taken using a 1-kΩ pull-up resistor and 50-pF load.
- (3) Cb = total bus capacitance of one bus line in pF.

# **5.7 Reset Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
t <sub>W(L)</sub>	Pulse duration, RESET low	6		ns
t <sub>REC(STA)</sub>	Recovery time from RESET to start	0		ns

# 5.8 Switching Characteristics

over recommended operating free-air temperature range, C<sub>L</sub> ≤100 pF (unless otherwise noted) (see ⊠ 6-1)

	PARAMETER	1	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
t <sub>pd</sub> <sup>(1)</sup> Propagation delay time	$R_{ON} = 20 \Omega, C_L = 15 pF$	SDA or SCL	SDn or SCn	0.3	ns	
	Propagation delay time	R <sub>ON</sub> = 20 Ω, C <sub>L</sub> = 50 pF	SDA OF SCL	SDII 01 SCII	1	115
t <sub>rst</sub> (2)	RESET time (SDA clear)		RESET	SDA	500	ns

- (1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by anideal voltage source (zero output impedance).
- (2) t<sub>rst</sub> is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of t<sub>WL</sub>.

Product Folder Links: TCA9548A

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

# 5.9 Typical Characteristics




図 5-1. SDA Output Low Voltage ( $V_{OL}$ ) vs Load Current ( $I_{OL}$ ) at Three  $V_{CC}$  Levels ( $T_A$  = 25 °C)




図 5-2. Standby Current (I<sub>CC</sub>) vs Supply Voltage (V<sub>CC</sub>) at Four Temperature Points




図 5-3. Target Channel (SCn/SDn) Capacitance ( $C_{io(OFF)}$ ) vs Supply Voltage ( $V_{CC}$ ) at Four Temperature Points





図 5-4. On-Resistance (R<sub>ON</sub>) vs Supply Voltage (V<sub>CC</sub>) at Four Temperature Points


١



# **6 Parameter Measurement Information**



SDA LOAD CONFIGURATION



**VOLTAGE WAVEFORMS** 

BYTE	DESCRIPTION				
1	I <sup>2</sup> C address				
2, 3	P-port data				


- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f/t_f \leq$  30 ns.
- C. Not all parameters and waveforms are applicable to all devices.

図 6-1. I<sup>2</sup>C Load Circuit and Voltage Waveforms


資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SCPS207



**SDA LOAD CONFIGURATION** 



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. I/Os are configured as inputs.
- D. Not all parameters and waveforms are applicable to all devices.

図 6-2. Reset Load Circuit and Voltage Waveforms

English Data Sheet: SCPS207



# 7 Detailed Description

#### 7.1 Overview

The TCA9548A is an 8-channel, bidirectional translating I<sup>2</sup>C switch. The controller SCL/SDA signal pair is directed to eight channels of target devices, SC0/SD0-SC7/SD7. Any individual downstream channel can be selected as well as any combination of the eight channels.

The device offers an active-low  $\overline{RESET}$  input which resets the state machine and allows the TCA9548A to recover must one of the downstream I<sup>2</sup>C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V<sub>CC</sub>, also known as a power-on reset (POR). Both the  $\overline{RESET}$  function and a POR cause all channels to be deselected.

The connections of the  $I^2C$  data path are controlled by the same  $I^2C$  controller device that is switched to communicate with multiple  $I^2C$  targets. After the successful acknowledgment of the target address (hardware selectable by A0, A1, and A2 pins), a single 8-bit control register is written to or read from to determine the selected channels.

The TCA9548A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the controller and each target channel.


Product Folder Links: TCA9548A

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



# 7.2 Functional Block Diagram



# 7.3 Feature Description

The TCA9548A is an 8-channel, bidirectional translating switch for I<sup>2</sup>C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The TCA9548A features I<sup>2</sup>C control using a single 8-bit control register in which each bit controls the enabling and disabling of one of the corresponding 8 switch channels for I<sup>2</sup>C data flow. Depending on the application, voltage translation of the I<sup>2</sup>C bus can also be achieved using the TCA9548A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that



communication on the  $I^2C$  bus enters a fault state, the TCA9548A can be reset to resume normal operation using the  $\overline{RESET}$  pin feature or by a power-on reset which results from cycling power to the device.

#### 7.4 Device Functional Modes

#### 7.4.1 RESET Input

The  $\overline{\text{RESET}}$  input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of  $t_{WL}$ , the TCA9548A resets its registers and  $I^2C$  state machine and deselects all channels. The  $\overline{\text{RESET}}$  input must be connected to  $V_{CC}$  through a pull-up resistor.

#### 7.4.2 Power-On Reset

When power is applied to the VCC pin, an internal power-on reset holds the TCA9548A in a reset condition until  $V_{CC}$  has reached  $V_{PORR}$ . At this point, the reset condition is released, and the TCA9548A registers and  $I^2C$  state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter,  $V_{CC}$  must be lowered below  $V_{PORF}$  to reset the device.

#### 7.5 Programming

#### 7.5.1 I<sup>2</sup>C Interface

The TCA9548A has a standard bidirectional I<sup>2</sup>C interface that is controlled by a controller device in order to be configured or read the status of this device. Each target on the I<sup>2</sup>C bus has a specific device address to differentiate between other target devices that are on the same I<sup>2</sup>C bus. Many target devices require configuration upon startup to set the behavior of the device. This is typically done when the controller accesses internal register maps of the target, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read.

The physical I<sup>2</sup>C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to  $V_{CC}$  through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I<sup>2</sup>C lines. (For further details, see the I<sup>2</sup>C Pull-up Resistor Calculation application report. Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition (See  $\boxtimes$  7-1 and  $\boxtimes$  7-2).

The following is the general procedure for a controller to access a target device:

- 1. If a controller wants to send data to a target:
  - Controller-transmitter sends a START condition and addresses the target-receiver.
  - · Controller-transmitter sends data to target-receiver.
  - Controller-transmitter terminates the transfer with a STOP condition.
- 2. If a controller wants to receive or read data from a target:
  - Controller-receiver sends a START condition and addresses the target-transmitter.
  - · Controller-receiver sends the requested register to read to target-transmitter.
  - Controller-receiver receives data from the target-transmitter.

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SCPS207

· Controller-receiver terminates the transfer with a STOP condition.




図 7-1. Definition of Start and Stop Conditions

SDA line stable while SCL line is high




図 7-2. Bit Transfer

# 7.5.2 Device Address




図 7-3. TCA9548A Address

The last bit of the target address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

15



#### 表 7-1 shows the TCA9548A address reference.

表 7-1. Address Reference

	INPUTS		I <sup>2</sup> C BUS TARGETADDRESS
A2	A1	A0	1 C BUS TARGETADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	Н	113 (decimal), 71 (hexadecimal)
L	Н	L	114 (decimal), 72 (hexadecimal)
L	Н	Н	115 (decimal), 73 (hexadecimal)
Н	L	L	116 (decimal), 74 (hexadecimal)
Н	L	Н	117 (decimal), 75 (hexadecimal)
Н	Н	L	118 (decimal), 76 (hexadecimal)
Н	Н	Н	119 (decimal), 77 (hexadecimal)

Product Folder Links: TCA9548A

#### 7.5.3 Bus Transactions

Data must be sent to and received from the target devices, and this is accomplished by reading from or writing to registers in the target device.


Registers are locations in the memory of the target which contain information, whether it be the configuration information or some sampled data to send back to the controller. The controller must write information to these registers in order to instruct the target device to perform a task.

While it is common to have registers in I<sup>2</sup>C targets, note that not all target devices have registers. Some devices are simple and contain only 1 register, which may be written to directly by sending the register data immediately after the target address, instead of addressing a register. The TCA9548A is example of a single-register device, which is controlled via I<sup>2</sup>C commands. Since it has 1 bit to enable or disable a channel, there is only 1 register needed, and the controller merely writes the register data after the target address, skipping the register number.

#### 7.5.3.1 Writes

To write on the  $I^2C$  bus, the controller sends a START condition on the bus with the address of the target, as well as the last bit (the R/ $\overline{W}$  bit) set to 0, which signifies a write. The target acknowledges, letting the controller know it is ready. After this, the controller starts sending the control register data to the target until the controller has sent all the data necessary (which is sometimes only a single byte), and the controller terminates the transmission with a STOP condition.

There is no limit to the number of bytes sent, but the last byte sent is what is in the register.



Write to one register in a device




図 7-4. Write to Register

#### 7.5.3.2 Reads

Reading from a target is very similar to writing, but the controller sends a START condition, followed by the target address with the R/ $\overline{W}$  bit set to 1 (signifying a read). The target acknowledges the read request, and the controller releases the SDA bus but continues supplying the clock to the target. During this part of the transaction, the controller becomes the controller-receiver, and the target becomes the target-transmitter.

The controller continues to send out the clock pulses, but releases the SDA line so that the target can transmit data. At the end of every byte of data, the controller sends an ACK to the target, letting the target know that it is ready for more data. Once the controller has received the number of bytes it is expecting, it sends a NACK, signaling to the target to halt communications and release the bus. The controller follows this up with a STOP condition.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17



#### 




図 7-5. Read from Control Register

# 7.5.4 Control Register

Following the successful acknowledgment of the address byte, the bus controller sends a command byte that is stored in the control register in the TCA9548A (see  $\boxtimes$  7-6). This register can be written and read via the I<sup>2</sup>C bus. Each bit in the command byte corresponds to a SCn/SDn channel and a high (or 1) selects this channel. Multiple SCn/SDn channels may be selected at the same time. When a channel is selected, the channel becomes active after a stop condition has been placed on the I<sup>2</sup>C bus. This makes sure that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur immediately after the acknowledge cycle. If multiple bytes are received by the TCA9548A, it saves the last byte received.

Channel Selection Bits (Read/Write)




図 7-6. Control Register

English Data Sheet: SCPS207

#### 表 7-2 shows the TCA9548A Command Byte Definition.

表 7-2. Command Byte Definition

		COMMAND						
B7	В6	B5	B4	В3	B2	B1	В0	COMMAND
X	Х	Х	Х	Х	Х	х	0	Channel 0 disabled
^	^	^	^	^	^	^	1	Channel 0 enabled
X	Х	Х	Х	х	х	0	х	Channel 1 disabled
^	^	^	^	^	^	1		Channel 1 enabled
X	Х	Х	Х	х	0	X	х	Channel 2 disabled
^	^	^	^	^	1	^	^	Channel 2 enabled
X	Х	Х	Х	0	Х	Х	х	Channel 3 disabled
^	^	^	^	1	^	^	^	Channel 3 enabled
X	Х	Х	0	х	Х	Х	х	Channel 4 disabled
^	^	^	1	^	^	^	^	Channel 4 enabled
X	Х	0	Х	Х	Х	Х	Х	Channel 5 disabled
^	^	1	^	^	^	^	^	Channel 5 enabled
X	0	Х	Х	х	Х	Х	х	Channel 6 disabled
^	1	^	^	^	^	^	^	Channel 6 enabled
0	Х	Х	Х	х	Х	Х	х	Channel 7 disabled
1	_ ^	^	^	^	^	^	_ ^	Channel 7 enabled
0	0	0	0	0	0	0	0	No channel selected, power-up/reset default state

#### 7.5.5 RESET Input

The  $\overline{\text{RESET}}$  input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of  $t_{WL}$ , the TCA9548A resets its registers and  $I^2C$  state machine and deselects all channels. The  $\overline{\text{RESET}}$  input must be connected to  $V_{CC}$  through a pull-up resistor.

#### 7.5.6 Power-On Reset

When power (from 0 V) is applied to  $V_{CC}$ , an internal power-on reset holds the TCA9548A in a reset condition until  $V_{CC}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the TCA9548A registers and  $I^2C$  state machine initialize to their default states. After that,  $V_{CC}$  must be lowered to below  $V_{POR}$  and then back up to the operating voltage for a power-reset cycle.

19

Product Folder Links: TCA9548A



# 8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。


#### 8.1 Application Information

Applications of the TCA9548A contain an I<sup>2</sup>C (or SMBus) controller device and up to eight I<sup>2</sup>C target devices. The downstream channels are used to resolve I<sup>2</sup>C target address conflicts. For example, if eight identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0-7. When the temperature at a specific location is read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the I<sup>2</sup>C controller can move on and read the next channel.

In an application where the  $I^2C$  bus contains many additional target devices that do not result in  $I^2C$  target address conflicts, these target devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches are enabled simultaneously, additional design requirements must be considered (see the *Design Requirements* section and *Detailed Design Procedure* section).

#### 8.2 Typical Application

せ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TCA9548A* 



Pin numbers shown are for the PW package.

図 8-1. Typical Application Schematic

21

Product Folder Links: TCA9548A

#### 8.2.1 Design Requirements

A typical application of the TCA9548A contains one or more data pull-up voltages,  $V_{DPUX}$ , one for the controller device ( $V_{DPUM}$ ) and one for each of the selectable target channels ( $V_{DPU0} - V_{DPU7}$ ). In the event where the controller device and all target devices operate at the same voltage, then  $V_{DPUM} = V_{DPUX} = VCC$ . In an application where voltage translation is necessary, additional design requirements must be considered to determine an appropriate  $V_{CC}$  voltage.

The A0, A1, and A2 pins are hardware selectable to control the target address of the TCA9548A. These pins may be tied directly to GND or  $V_{CC}$  in the application.

If multiple target channels are activated simultaneously in the application, then the total  $I_{OL}$  from SCL/SDA to GND on the controller side is the sum of the currents through all pull-up resistors,  $R_p$ .

The pass-gate transistors of the TCA9548A are constructed such that the  $V_{CC}$  voltage can be used to limit the maximum voltage that is passed from one  $I^2C$  bus to another.

#### 8.2.2 Detailed Design Procedure

Once all the targets are assigned to the appropriate target channels and bus voltages are identified, the pull-up resistors,  $R_p$ , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of  $V_{DPUX}$ ,  $V_{OL,(max)}$ , and  $I_{OL}$  as shown in  $\not \equiv 1$ :

$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}}$$
(1)


The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL}$  = 400 kHz) and bus capacitance,  $C_b$  as shown in  $\gtrsim 2$ :

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \tag{2}$$

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9548A,  $C_{io(OFF)}$ , the capacitance of wires, connections and traces, and the capacitance of each individual target on a given channel. If multiple channels are activated simultaneously, each of the targets on all channels contribute to total bus capacitance.

せ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TCA9548A* 

#### 8.2.3 Application Curves



#### 8.3 Power Supply Recommendations

The operating power-supply voltage range of the TCA9548A is 1.65 V to 5.5 V applied at the VCC pin. When the TCA9548A is powered on for the first time or anytime, the device must be reset by cycling the power supply. The power-on reset requirements must be followed to make sure the I<sup>2</sup>C bus logic is initialized properly.

#### 8.3.1 Power-On Reset Requirements


In the event of a glitch or data corruption, PCA9548A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

A power-on reset is shown in  $\boxtimes$  8-5.

23

Product Folder Links: TCA9548A





 $V_{CC}$  is Lowered Below the POR Threshold, Then Ramped Back Up to  $V_{CC}$ 

#### 図 8-5. Power-On Reset Waveform

表 8-1 specifies the performance of the power-on reset feature for PCA9548A for both types of power-on reset.

表 8-1. Recommended Supply Sequencing and Ramp Rates (1)

	PARAMETER								
V <sub>CC_FT</sub>	Fall time	See 図 8-5	1	100	ms				
V <sub>CC_RT</sub>	Rise time	See 図 8-5	0.1	100	ms				
V <sub>CC_TRR</sub>	Time to re-ramp (when $V_{CC}$ drops below $V_{PORF(min)} - 50~\text{mV}$ or when $V_{CC}$ drops to GND)	See 図 8-5	40		μs				
V <sub>CC_GH</sub>	Level that $V_{CC}$ can glitch down to, but not cause a functional disruption when $V_{CC\_GW}$ = 1 $\mu s$	See 図 8-6		1.2	V				
V <sub>CC_GW</sub>	Glitch width that does not cause a functional disruption when $V_{CC\_GH}$ = 0.5 × $V_{CC}$	See 図 8-6		10	μs				

(1) All supply sequencing and ramp rate values are measured at T<sub>A</sub> = 25°C

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance.  $\boxtimes$  8-6 and  $\bigstar$  8-1 provide more information on how to measure these specifications.





図 8-6. Glitch Width and Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0.  $\boxtimes$  8-7 and  $\bigotimes$  8-1 provide more details on this specification.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



# 8.4 Layout

#### 8.4.1 Layout Guidelines

For PCB layout of the TCA9548A, common PCB layout practices must be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and pins that are connected to ground must have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all  $V_{DPUX}$  voltages and  $V_{CC}$  could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required,  $V_{DPUM}$  and  $V_{DPU0} - V_{DPU7}$ , may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I<sup>2</sup>C bus capacitance added by PCB parasitics, data lines (SCn and SDn) must be a short as possible and the widths of the traces must also be minimized (for example, 5-10 mils depending on copper weight).

English Data Sheet: SCPS207



# 8.4.2 Layout Example




図 8-8. Layout Schematic

English Data Sheet: SCPS207

# 9 Device and Documentation Support

#### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation see the following:

- I2C Bus Pull-Up Resistor Calculation
- Maximum Clock Frequency of I2C Bus Using Repeaters
- Introduction to Logic
- Understanding the I2C Bus
- Choosing the Correct I2C Device for New Designs
- TCA9548AEVM User's Guide

#### 9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

#### 9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 9.4 商標

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

#### 10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

# Changes from Revision G (October 2019) to Revision H (September 2024)Page・ 旧式の用語を使用している場合、コントローラおよびターゲットに変更1・ DGS パッケージを追加1

# Changes from Revision F (November 2016) to Revision G (October 2019)Page• Changed the appearance of the PW package and the RGE package images3• Updated typical characteristic curves for 125C9

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

27



• Changed $R_L$ = 1 kW To: $R_L$ = 1 K $\Omega$ in $\boxtimes$ 6-2	10 
Changes from Revision E (October 2015) to Revision F (November 2016)	Page
<ul><li>・ 「概要」セクションを更新</li></ul>	1
• 新しい注文用型番、TCA9548AMRGER を追加	
Changes from Revision D (January 2015) to Revision E (October 2015)	Page
Updated Pin Functions table.	
Added new I <sup>2</sup> C Sections and read/write description	17
Changes from Revision C (November 2013) to Revision D (January 2015)	Page
• 「ピン構成および機能」セクション、ESD 定格の表、「機能説明」セクション、「デバイスの機能モード」セリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイス	およびドキュメ
ントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	
Updated Typical Application schematic.	20

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

*資料に関するフィードバック (ご意見やお問い合わせ) を送信* Copyright © 2024 Texas Instruments Incorporated

# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 17-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TCA9548ADGSR	Active	Production	VSSOP (DGS)   24	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	548A
TCA9548ADGSR.B	Active	Production	VSSOP (DGS)   24	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	548A
TCA9548AMRGER	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548AMRGER.B	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548AMRGERG4	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548AMRGERG4.B	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548APWR	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW548A
TCA9548APWR.B	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW548A
TCA9548APWRG4	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW548A
TCA9548APWRG4.B	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW548A
TCA9548ARGER	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548ARGER.B	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548ARGERG4	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548ARGERG4.B	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 17-Jun-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TCA9548A:

Automotive: TCA9548A-Q1

NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 24-Jul-2025

# TAPE AND REEL INFORMATION





	•
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9548ADGSR	VSSOP	DGS	24	5000	330.0	16.4	5.44	6.4	1.45	8.0	16.0	Q1
TCA9548AMRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q1
TCA9548AMRGERG4	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q1
TCA9548ARGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TCA9548ARGERG4	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 24-Jul-2025




#### \*All dimensions are nominal

7 III GIII I GII I GI GI GI GI GI GI GI G							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9548ADGSR	VSSOP	DGS	24	5000	353.0	353.0	32.0
TCA9548AMRGER	VQFN	RGE	24	3000	353.0	353.0	32.0
TCA9548AMRGERG4	VQFN	RGE	24	3000	353.0	353.0	32.0
TCA9548ARGER	VQFN	RGE	24	3000	353.0	353.0	32.0
TCA9548ARGERG4	VQFN	RGE	24	3000	353.0	353.0	32.0



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated