









**TCA6416A** JAJSK40F - MAY 2009 - REVISED JANUARY 2023

# TCA6416A 低電圧 16 ビット I<sup>2</sup>C および SMBus I/O エクスパンダ、電圧変換、割 り込み出力、リセット入力、構成レジスタ付き

### 1 特長

- |2C からパラレル・ポートへのエクスパンダ
- 1.65V~5.5V の動作電源電圧範囲
- 双方向電圧レベル変換と、1.8V、2.5V、3.3V、5V の  $I^2C$  バスおよび P ポート間での GPIO 拡張が可能
- 低いスタンバイ消費電流:3µA
- 5V 許容の I/O ポート
- 400kHz の高速 I<sup>2</sup>C バス
- ハードウェア・アドレス・ピンにより、同じ I<sup>2</sup>C/SMBus バ ス上に 2 つの TCA6416A デバイスを接続可能
- アクティブ Low のリセット入力 (RESET)
- オープンドレインのアクティブ Low 割り込み出力 (INT)
- 入力 / 出力構成レジスタ
- 極性反転レジスタ
- パワーオン・リセット内蔵
- 電源投入時はすべてのチャネルが入力に構成された 狀態
- 電源オン時のグリッチなし
- SCL/SDA 入力のノイズ・フィルタ
- 大電流の最大駆動能力を持つラッチ付き出力により LED を直接駆動
- JESD 78、Class II 準拠で 100mA 超のラッチアップ
- JESD 22 を超える ESD 保護
  - 2000V、人体モデル (A114-A)
  - 200V、マシン・モデル (A115-A)
  - 1000V、デバイス帯電モデル (C101)

### 2 アプリケーション

- ルーター (テレコム・スイッチング機器)
- パーソナル・コンピュータ
- パーソナル・エレクトロニクス (ゲーム機など)
- 産業用オートメーション
- GPIO が制限されたプロセッサを使用する製品

### 3 概要


TCA6416A は 24 ピン・デバイスで、2 ライン双方向 I<sup>2</sup>C バス (または SMBus) プロトコル用に 16 ビットの汎用パラ レル入出力 (I/O) 拡張機能を提供します。このデバイス は、I<sup>2</sup>C バス側 (VCCI) で 1.65V~5.5V の電源電圧、P ポート側 (VCCP) で 1.65V~5.5V の電源電圧で動作で きます。

このデバイスは、100kHz (標準モード) と 400kHz (高速 モード)の両方のクロック周波数をサポートしています。 TCA6416A をはじめとする I/O エクスパンダは、スイッチ、 センサ、押しボタン、LED、ファンなどに I/O を追加する必 要がある場合に、簡単なソリューションとして使用できま す。

#### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
	TSSOP (24)	7.80mm × 4.40mm
TCA6416A	WQFN (24)	4.00mm × 4.00mm
	MicroStar BGA™ Junior (24)	3.00mm × 3.00mm

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



簡略回路図



	Table of	Contents	
1 特長	1	8.4 Device Functional Modes	20
2 アプリケーション		8.5 Programming	20
3 概要		8.6 Register Maps	21
4 Revision History		9 Application and Implementation	26
5 Pin Configuration and Functions		9.1 Application Information	26
6 Specifications		9.2 Typical Application	
6.1 Absolute Maximum Ratings		10 Power Supply Recommendations	29
6.2 ESD Ratings		10.1 Power-On Reset Requirements	
6.3 Recommended Operating Conditions		11 Layout	
6.4 Thermal Information	6	11.1 Layout Guidelines	
6.5 Electrical Characteristics		11.2 Layout Example	
6.6 I <sup>2</sup> C Interface Timing Requirements		12 Device and Documentation Support	33
6.7 Reset Timing Requirements		12.1ドキュメントの更新通知を受け取る方法	33
6.8 Switching Characteristics		12.2 サポート・リソース	33
6.9 Typical Characteristics		12.3 商標	
7 Parameter Measurement Information	13	12.4 静電気放電に関する注意事項	
8 Detailed Description		12.5 用語集	
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagrams		Information	33
8.3 Feature Description			
<b>4 Revision History</b> 資料番号末尾の英字は改訂を表しています。 その	の改訂履歴	は英語版に準じています。	
Changes from Revision E (July 2020) to Re	∍vision F (	January 2023)	Page
<ul> <li>I<sup>2</sup>C に言及している場合、すべての旧式の用</li> </ul>	語をコントロ	ーラおよびターゲットに変更	1
<ul> <li>Changed the Pin Configuration and Functi</li> </ul>	ons section	n	
		Power-On Reset Requirements	
Changes from Revision D (August 2017) to	Revision	E (July 2020)	Page
<ul> <li>Added T<sub>1</sub> Max junction temperature to the</li> </ul>	Absolute I	Maximum Ratings table	
<ul> <li>Added new values for T<sub>*</sub> &gt; 85 °C in the Re</li> </ul>			F

•	Added I I Max Junction temperature to the <i>Absolute Maximum Ratings</i> table	ວ
	Added new values for T <sub>A</sub> > 85 °C in the <i>Recommended Operation Conditions</i> table	
•	Added new values for T <sub>A</sub> > 85 °C in the <i>Electrical Characteristics</i> table	7
	Changed RESET Alaca Electrical Characteristics table	7

Changes from Revision C (September 2015) to Revision	D (August 2017)	Page

•	Changed the t <sub>vd(data)</sub>	, MAX value From: 1 μs To: 0.	9 μs in the <i>l</i> <sup>2</sup> C <i>Interface</i>	e Timing Requirements table
		MAY value From: 1 us To: 0 (		

	- 3	vu(uata)							- 1	
•	Changed the	t <sub>vd(ack)</sub> MAX	value From:	1 µs	To: 0.9 µs i	in the <i>I</i> <sup>2</sup> C	Interface	Timing	Requirements	table

J١	nanges from Revision B (January 2015) to Revision C (September 2015)	Page
•	Changed units for to and the parameters from ns to us	Ç

Changes from Revision A (November 2009) to Revision B (October 2014)
--

「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電 源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカ ル、パッケージ、および注文情報」セクションを追加。......1



## **5 Pin Configuration and Functions**




図 5-1. PW package, 24-Pin TSSOP (Top View)




図 5-2. RTW Package, 24-Pin WQFN (Top View)




図 5-3. ZQS Package 24-Pin Microstar BGA<sup>TM</sup> Junior (Top View)



### 表 5-1. Pin Functions

	P	IN		
NAME	TSSOP (PW)	QFN (RTW)	BGA (ZQS)	DESCRIPTION
INT	1	22	A3	Interrupt output. Connect to V <sub>CCI</sub> or V <sub>CCP</sub> through a pull-up resistor.
VCCI	2	23	В3	Supply voltage of I <sup>2</sup> C bus. Connect directly to the supply voltage of the external I <sup>2</sup> C controller.
RESET	3	24	A2	Active-low reset input. Connect to $V_{\text{CCI}}$ or $V_{\text{CCP}}$ through a pull-up resistor, if no active connection is used.
P00	4	1	A1	P-port input/output (push-pull design structure). At power on, P00 is configured as an input.
P01	5	2	C3	P-port input/output (push-pull design structure). At power on, P01 is configured as an input.
P02	6	3	B1	P-port input/output (push-pull design structure). At power on, P02 is configured as an input.
P03	7	4	C1	P-port input/output (push-pull design structure). At power on, P03 is configured as an input.
P04	8	5	C2	P-port input/output (push-pull design structure). At power on, P04 is configured as an input.
P05	9	6	D1	P-port input/output (push-pull design structure). At power on, P05 is configured as an input.
P06	10	7	E1	P-port input/output (push-pull design structure). At power on, P06 is configured as an input.
P07	11	8	D2	P-port input/output (push-pull design structure). At power on, P07 is configured as an input.
GND	12	9	E2	Ground
P10	13	10	E3	P-port input/output (push-pull design structure). At power on, P10 is configured as an input.
P11	14	11	E4	P-port input/output (push-pull design structure). At power on, P11 is configured as an input.
P12	15	12	D3	P-port input/output (push-pull design structure). At power on, P12 is configured as an input.
P13	16	13	E5	P-port input/output (push-pull design structure). At power on, P13 is configured as an input.
P14	17	14	D4	P-port input/output (push-pull design structure). At power on, P14 is configured as an input.
P15	18	15	D5	P-port input/output (push-pull design structure). At power on, P15 is configured as an input.
P16	19	16	C5	P-port input/output (push-pull design structure). At power on, P16 is configured as an input.
P17	20	17	C4	P-port input/output (push-pull design structure). At power on, P17 is configured as an input.
ADDR	21	18	B5	Address input. Connect directly to V <sub>CCP</sub> or ground.
SCL	22	19	A5	Serial clock bus. Connect to V <sub>CCI</sub> through a pull-up resistor.
SDA	23	20	A4	Serial data bus. Connect to V <sub>CCI</sub> through a pull-up resistor.
VCCP	24	21	B4	Supply voltage of TCA6416A for P-ports

### **6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) (1)

		·		MIN	MAX	UNIT		
V <sub>CCI</sub>	Supply voltage			-0.5	6.5	V		
$V_{CCP}$	Supply voltage			-0.5	6.5	V		
VI	Input voltage (2)							
Vo	Output voltage <sup>(2)</sup>			-0.5	6.5	V		
I <sub>IK</sub>	Input clamp current ADDR, RESET, SCL V <sub>I</sub> < 0				±20	mA		
I <sub>OK</sub>	Output clamp current	INT	V <sub>O</sub> < 0		±20	mA		
I <sub>IOK</sub>	Input/output clamp current	P port	V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CCP</sub>		±20	mA		
		SDA	V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CCI</sub>		±20			
	Continuous output low current	P port	$V_O = 0$ to $V_{CCP}$		50	mA		
I <sub>OL</sub>		SDA, ĪNT	V <sub>O</sub> = 0 to V <sub>CCI</sub>		25			
I <sub>OH</sub>	Continuous output high current	P port	V <sub>O</sub> = 0 to V <sub>CCP</sub>		50	mA		
	Continuous current through GND				200			
Icc	Continuous current through V <sub>CCP</sub>				160	mA		
	Continuous current through V <sub>CCI</sub>		10					
т	Max junction temperature $ \frac{V_{CC} \le 3.6 \text{ V}}{3.6 \text{ V} < V_{CC} \le 5.5 \text{ V}} $				130	°C		
TJ					90			
T <sub>stg</sub>	Storage temperature		•	-65	150	°C		

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD</sub>	D) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### **6.3 Recommended Operating Conditions**

	· <u> </u>			MIN	MAX	UNIT	
\ <u></u>	Cumply valtage	-40 °C ≤ T <sub>A</sub> :	≤ 85 °C	1.65	5.5		
V <sub>CCI</sub>	Supply voltage	85 °C < T <sub>A</sub> ≤	125 °C	1.65	3.6	.,	
V	Cumply valtage	-40 °C ≤ T <sub>A</sub> :	≤ 85 °C	1.65	5.5	V	
V <sub>CCP</sub>	Supply voltage	ADDR, P17–P00 P17–P00	125 °C	1.65	3.6		
		SCL, SDA		0.7 × V <sub>CCI</sub>	V <sub>CCI</sub> <sup>(1)</sup>		
V <sub>IH</sub>	High-level input voltage	RESET		0.7 × V <sub>CCI</sub>	5.5	V	
		ADDR, P17-	-P00	0.7 × V <sub>CCP</sub>	5.5		
V	Low-level input voltage	SCL, SDA, F	SCL, SDA, RESET		0.3 × V <sub>CCI</sub>	V	
V <sub>IL</sub>	Low-level input voltage	ADDR, P17-	ADDR, P17-P00		0.3 × V <sub>CCP</sub>		
I <sub>OH</sub>	High-level output current	P17-P00			10	mA	
			T <sub>J</sub> ≤ 65 °C		25		
			T <sub>J</sub> ≤ 85 °C		18		
I <sub>OL</sub>	Low-level output current	P17-P00	T <sub>J</sub> ≤ 105 °C		9	-	
			T <sub>J</sub> ≤ 125 °C		4.5		
			T <sub>J</sub> ≤ 135 °C		3.5		
т	Operating free air temperature	1.65 V ≤ V <sub>C</sub>	c ≤ 3.6 V	-40	125	°C	
T <sub>A</sub>	Operating free-air temperature	3.6 V < V <sub>CC</sub>	3.6 V < V <sub>CC</sub> ≤ 5.5 V		85		

<sup>(1)</sup> The SCL and SDA pins shall not be at a higher potential than the supply voltage V<sub>CCI</sub> in the application, or an increase in current consumption will result.

### **6.4 Thermal Information**

			TCA	6416A	
	THERMAL METRIC(1)	PW (TSSOP)	RTW (WQFN)	ZQS (BGA MICROSTAR JUNIOR)	UNIT
		24 PINS	24 PINS	24 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	108.8	43.6	159.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	54.0	46.2	138.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	62.8	22.1	93.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	11.1	1.5	10.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	62.3	22.2	95.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	10.7	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TCA6416A



### **6.5 Electrical Characteristics**

over recommended operating free-air temperature range,  $V_{CCI}$  = 1.65 V to 5.5 V (unless otherwise noted)

PARA	METER	TEST COI		V <sub>CCP</sub>		TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input diode clamp voltage	I <sub>I</sub> = -18 mA		1.65 V to 5.5 V	-1.2			V
$V_{POR}$	Power-on reset voltage	$V_I = V_{CCP}$ or GND, $I_O = 0$		1.65 V to 5.5 V		1	1.4	V
				1.65 V	1.2			
		O A	2.3 V	1.8				
		I <sub>OH</sub> = –8 mA	3 V	2.6				
	P-port high-			4.5 V	4.1			
V <sub>OH</sub>	level output		85 °C < T <sub>A</sub> ≤ 125 °C	1 GE V	1.0			V
	voltage		-40 °C ≤ T <sub>A</sub> ≤ 85 °C	1.65 V	1.1			
		I <sub>OH</sub> = -10 mA	40 °C < T < 405 °C	2.3 V	1.7			
			-40 °C ≤ T <sub>A</sub> ≤ 125 °C	3 V	2.5			
			-40 °C ≤ T <sub>A</sub> ≤ 85 °C	4.5 V	4.0			
				1.65 V			0.45	
		04	-40 °C ≤ T <sub>A</sub> ≤ 125 °C	2.3 V			0.25	
		I <sub>OL</sub> = 8 mA		3 V		4.0  0.45  0.25  0.25  0.6  0.3  0.25  0.2  2.1  2.1  2.1  2.1  2.1  4.0.1		
_	P-port low-		-40 °C ≤ T <sub>A</sub> ≤ 85 °C	4.5 V			0.2	
/ <sub>OL</sub>	level output voltage			1.65 V			0.6	V
	voilage		-40 °C ≤ T <sub>A</sub> ≤ 125 °C	2.3 V			0.3	
		I <sub>OL</sub> = 10 mA		3 V				
			-40 °C ≤ T <sub>A</sub> ≤ 85 °C	4.5 V			0.2	
	SDA	V <sub>OL</sub> = 0.4 V		1.65 V to 5.5 V	3			
OL	INT	V <sub>OL</sub> = 0.4 V		1.65 V to 5.5 V	3	15		mA
<u> </u>	SCL, SDA, RESET	V <sub>I</sub> = V <sub>CCI</sub> or GND		1.65 V to 5.5 V			±0.1	μΑ
	ADDR	V <sub>I</sub> = V <sub>CCP</sub> or GND					±0.1	
Іін	P port	V <sub>I</sub> = V <sub>CCP</sub>		4.05.7/4- 5.5.7/			1	μA
IIL	P port	V <sub>I</sub> = GND		1.65 V to 5.5 V			1	μA
		$V_I$ on SDA and $\overline{RESET}$ =		3.6 V to 5.5 V		10	20	
		V <sub>CCI</sub> or GND,	-40 °C ≤ T <sub>A</sub> ≤ 85 °C	2.3 V to 3.6 V		6.5	15	
	Operating mode	V <sub>I</sub> on P port and ADDR =		1.65 V to 2.3 V		4	9	
	mode	V <sub>CCP</sub> , I <sub>O</sub> = 0, I/O = inputs,	27.02 7	2.3 V to 3.6 V			40	
CC		f <sub>SCL</sub> = 400 kHz	85 °C < T <sub>A</sub> ≤ 125 °C	1.65 V to 2.3 V			35	
I <sub>CCI</sub> + I <sub>CCP</sub> )		V <sub>I</sub> on SCL, SDA and		3.6 V to 5.5 V		1.5	7	μA
		RESET= V <sub>CCI</sub> or GND,	-40 °C ≤ T <sub>A</sub> ≤ 85 °C	2.3 V to 3.6 V		1	0.25 0.2 ±0.1 ±0.1 1 20 15 9 40 35 7 3.2	
	Standby	V <sub>I</sub> on P port and ADDR =		1.65 V to 2.3 V		0.5	1.7	
	mode	V <sub>CCP</sub> , I <sub>O</sub> = 0, I/O = inputs,		2.3 V to 3.6 V		10	_	
		f <sub>SCL</sub> = 0	85 °C < T <sub>A</sub> ≤ 125 °C	1.65 V to 2.3 V			7	
	SCL, SDA, ADDR	Input at V <sub>CCI</sub> – 0.6 V, Other inputs at V <sub>CCI</sub> or GN	ID				25	
∆I <sub>CCI</sub>	RESET	RESET at V <sub>CCI</sub> – 0.6 V, Other inputs at V <sub>CCI</sub> or GND		1.65 V to 5.5 V		-	55	μA
ΔI <sub>CCP</sub>	P port	One input at V <sub>CCP</sub> – 0.6 V <sub>CCP</sub> or Gl					80	
C <sub>i</sub>	SCL	V <sub>I</sub> = V <sub>CCI</sub> or GND		1.65 V to 5.5 V		6	7	pF



### **6.5 Electrical Characteristics (continued)**

over recommended operating free-air temperature range, V<sub>CCI</sub> = 1.65 V to 5.5 V (unless otherwise noted)

	PARA	METER	TEST CONDITIONS	V <sub>CCP</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
C		SDA	V <sub>IO</sub> = V <sub>CCI</sub> or GND	1.65 V to 5.5 V		7	8	pF
Cio	)	P port	V <sub>IO</sub> = V <sub>CCP</sub> or GND	1.05 V tO 5.5 V		7.5	8.5	ρı

<sup>(1)</sup> Except for  $I_{CC}$ , all typical values are at nominal supply voltage (1.8-V, 2.5-V, 3.3-V, or 5-V  $V_{CC}$ ) and  $T_A$  = 25°C. For  $I_{CC}$ , the typical values are at  $V_{CCP}$  =  $V_{CCI}$  = 3.3 V and  $T_A$  = 25°C.

Product Folder Links: TCA6416A

### 6.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see 🗵 7-1)

		STANDARE I <sup>2</sup> C BU	-	FAST MODE I <sup>2</sup> C BUS		UNIT
		MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency	0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time	4		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time	4.7		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time	0	50	0	50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial data setup time	250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial data hold time	0		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time		1000	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time; 10 pF to 400 pF bus		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	μs
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and Start	4.7		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C Start or repeater Start condition setup time	4.7		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C Start or repeater Start condition hold time	4		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup time	4		0.6		μs
t <sub>vd(data)</sub>	Valid data time; SCL low to SDA output valid		1		0.9	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition; ACK signal from SCL low to SDA (out) low		1		0.9	μs

<sup>(1)</sup> C<sub>b</sub> = total capacitance of one bus line in pF

### 6.7 Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Z 7-4)

		STANDARD I <sup>2</sup> C BU	-	FAST MODE 1 <sup>2</sup> C BUS MIN MAX		UNIT
		MIN	MAX	MIN	MAX	
t <sub>W</sub>	Reset pulse duration	4		4		ns
t <sub>REC</sub>	Reset recovery time	0		0		ns
t <sub>RESET</sub>	Time to reset <sup>(1)</sup>	600		600		ns

<sup>(1)</sup> Minimum time for SDA to become high or minimum time to wait before doing a START

### **6.8 Switching Characteristics**


over recommended operating free-air temperature range,  $C_L \le 100 \text{ pF}$  (unless otherwise noted) (see  $\boxtimes$  7-1)


PARAMETER		FROM	то	STANDA MODE I <sup>2</sup> C BU:	.	FAST MO I <sup>2</sup> C BU	-	UNIT
				MIN	MAX	MIN	MAX	
t <sub>IV</sub>	Interrupt valid time	P port	ĪNT		4		4	μs
t <sub>IR</sub>	Interrupt reset delay time	SCL	ĪNT		4		4	μs
t <sub>PV</sub>	Output data valid	SCL	P7–P0		400		400	ns
t <sub>PS</sub>	Input data setup time	P port	SCL	0		0		ns
t <sub>PH</sub>	Input data hold time	P port	SCL	300		300		ns



### **6.9 Typical Characteristics**

T<sub>A</sub> = 25°C (unless otherwise noted)









図 6-7. I/O Sink Current vs Output Low Voltage

図 6-8. I/O Sink Current vs Output Low Voltage







図 6-9. I/O Sink Current vs Output Low Voltage

図 6-10. I/O Low Voltage vs Temperature








図 6-11. I/O Source Current vs Output High Voltage 図 6-12. I/O Source Current vs Output High Voltage








### 7 Parameter Measurement Information



**SDA LOAD CONFIGURATION** 




**VOLTAGE WAVEFORMS** 

BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2	Input register port data


- A.  $C_L$  includes probe and jig capacitance, toof is measured with  $C_L$  of 10 pF or 400 pF.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

### 図 7-1. I<sup>2</sup>C Interface Load Circuit And Voltage Waveforms






#### INTERRUPT LOAD CONFIGURATION




- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

### 図 7-2. Interrupt Load Circuit and Voltage Waveforms






P-PORT LOAD CONFIGURATION




WRITE MODE  $(R/\overline{W} = 0)$ 



- A.  $C_L$  includes probe and jig capacitance.
- B.  $t_{pv}$  is measured from 0.7 ×  $V_{CC}$  on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.


図 7-3. P-Port Load Circuit and Timing Waveforms





**SDA LOAD CONFIGURATION** 

#### P-PORT LOAD CONFIGURATION



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

図 7-4. Reset Load Circuits and Voltage Waveforms



### 8 Detailed Description

#### 8.1 Overview

The TCA6416A is a 16-bit I/O expander for the two-line bidirectional bus (I<sup>2</sup>C) is designed for 1.65-V to 5.5-V operation. It provides general-purpose remote I/O expansion and bidirectional voltage translation for processors through I<sup>2</sup>C communication, an interface consisting of serial clock (SCL), and serial data (SDA) signals.

The major benefit of the TCA6416A is its voltage translation capability over a of a wide supply voltage range. This allows the TCA6416A to interface with modern processors on the I<sup>2</sup>C side, where supply levels are lower to conserve power. In contrast to the dropping power supplies of processors, some PCB components such as LEDs, still require a 5-V power supply.

The VCCI pin is the power supply for the  $I^2C$  bus, and therefore the pull-up resistors connected to the SCL, SDA, INT, and RESET pins should be terminated at  $V_{CCI}$  on the opposite side. level of the  $I^2C$  bus to the TCA6416A. The VCCP pin is the power supply for the P-ports and if pull-up resistors are used on any P-port or LEDs are driven by any P-port, then the resistor(s) or LED(s) connected to P00-P07 and P10-P17 should be terminated at  $V_{CCP}$  on the opposite side. The device P-ports configured as outputs have the ability to sink up to 25 mA for directly driving LEDs, but the current must be limited externally with an additional resistance.

The features of the device include an interrupt that is generated on the  $\overline{\text{INT}}$  pin whenever an input port changes state. The devices can also be reset to its default state by applying a low logic level to the  $\overline{\text{RESET}}$  pin or by cycling power to the device and causing a power-on reset. The ADDR hardware selectable address pin allows two TCA6416A devices to be connected to the same I<sup>2</sup>C bus.

The TCA6416A open-drain interrupt ( $\overline{\text{INT}}$ ) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system controller that an input state has changed. The  $\overline{\text{INT}}$  pin can be connected to the interrupt input of a processor. By sending an interrupt signal on this line, the TCA6416A can inform the processor if there is incoming data on the remote I/O ports without having to communicate via the I<sup>2</sup>C bus. Thus, the TCA6416A can remain a simple target device.


The system controller can reset the TCA6416A in the event of a timeout or other improper operation by asserting a low on the  $\overline{\text{RESET}}$  input pin or by cycling the power to the VCCP pin and causing a power-on reset (POR). A reset puts the registers in their default state and initializes the I<sup>2</sup>C /SMBus state machine. The  $\overline{\text{RESET}}$  feature and a POR cause the same reset/initialization to occur, but the  $\overline{\text{RESET}}$  feature does so without powering down the part.

One hardware pin (ADDR) can be used to program and vary the fixed I<sup>2</sup>C address and allow two devices to share the same I<sup>2</sup>C bus or SMBus.

The TCA6416A's digital core consists of eight 8-bit data registers: two Configuration registers (input or output selection), two Input Port registers, two Output Port registers, and two Polarity Inversion registers. At power on or after a reset, the I/Os are configured as inputs. However, the system controller can configure the I/Os as either inputs or outputs by writing to the Configuration registers. The data for each input or output is kept in the corresponding Input Port or Output Port register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system controller.




### 8.2 Functional Block Diagrams



- All I/Os are set to inputs at reset.
- B. Pin numbers shown are for the PW package.

図 8-1. Logic Diagram (Positive Logic)



A. On power up or reset, all registers return to default values.

図 8-2. Simplified Schematic of P0 to P17

### **8.3 Feature Description**

#### 8.3.1 Voltage Translation

 $\gtrsim$  8-1 lists all of the optional voltage supply level combinations for the I<sup>2</sup>C bus (V<sub>CCI</sub>) and the P-ports (V<sub>CCP</sub>) supported by the TCA6416A.

Submit Document Feedback

表 8-1. Voltage Translation

V <sub>CCI</sub> (SDA AND SCL OF I <sup>2</sup> C CONTROLLER) (V)	V <sub>CCP</sub> (P-PORTS) (V)
1.8	1.8
1.8	2.5
1.8	3.3
1.8	5
2.5	1.8
2.5	2.5
2.5	3.3
2.5	5
3.3	1.8
3.3	2.5
3.3	3.3
3.3	5
5	1.8
5	2.5
5	3.3
5	5

#### 8.3.2 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. The input voltage may be raised above  $V_{CC}$  to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either  $V_{CC}$  or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

#### 8.3.3 Interrupt Output (INT)

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time  $t_{iv}$ , the signal  $\overline{INT}$  is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or when data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as  $\overline{INT}$ .

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the Input Port register.

The  $\overline{\text{INT}}$  output has an open-drain structure and requires pull-up resistor to  $V_{CCP}$  or  $V_{CCI}$  depending on the application.  $\overline{\text{INT}}$  should be connected to the voltage source of the device that requires the interrupt information.

### 8.3.4 Reset Input ( RESET)

The RESET input can be asserted to initialize the system while keeping the  $V_{CCP}$  at its operating level. A reset can be accomplished by holding the RESET pin low for a minimum of  $t_W$ . The TCA6416A registers and  $I^2C/SMBus$  state machine are changed to their default state once RESET is low (0). When RESET is high (1), the I/O levels at the P port can be changed externally or through the controller. This input requires a pull-up resistor to  $V_{CCI}$ , if no active connection is used.

#### 8.4 Device Functional Modes

#### 8.4.1 Power-On Reset

When power (from 0 V) is applied to  $V_{CCP}$ , an internal power-on reset holds the TCA6416A in a reset condition until  $V_{CCP}$  has reached  $V_{POR}$ . At that time, the reset condition is released, and the TCA6416A registers and  $I^2C/SMBus$  state machine initializes to their default states. After that,  $V_{CCP}$  must be lowered to below  $V_{PORF}$  and back up to the operating voltage for a power-reset cycle.

#### 8.5 Programming

#### 8.5.1 I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I<sup>2</sup>C communication with this device is initiated by a controller sending a Start condition, a high-to-low transition on the SDA input/output, while the SCL input is high (see  $\boxtimes$  8-3). After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/ $\overline{W}$ ).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address (ADDR) input of the target device must not be changed between the Start and the Stop conditions.

On the  $I^2C$  bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see  $\boxtimes$  8-4).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the controller (see  $\boxtimes$  8-3).

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see 8-5). When a target receiver is addressed, it must generate an ACK after each byte is received. Similarly, the controller must generate an ACK after each byte that it receives from the target transmitter. Setup and hold times must be met to ensure proper operation.

A controller receiver signals an end of data to the target transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the target. This is done by the controller receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the controller to generate a Stop condition.




図 8-3. Definition of Start and Stop Conditions




図 8-4. Bit Transfer




図 8-5. Acknowledgment on the I<sup>2</sup>C Bus

表 8-2. Interface Definition

ВҮТЕ	BIT								
BITE	7 (MSB)	6	5	4	3	2	1	0 (LSB)	
I <sup>2</sup> C target address	L	Н	L	L	L	L	ADDR	R/W	
I/O data bus	P07	P06	P05	P04	P03	P02	P01	P00	
I/O data bus	P17	P16	P15	P14	P13	P12	P11	P10	

### 8.6 Register Maps

#### 8.6.1 Device Address

The address of the TCA6416A is shown in  $\boxtimes$  8-6.




図 8-6. TCA6416A Address

表 8-3. Address Reference

ADDR I <sup>2</sup> C BUS TARGET ADDRESS									
L 32 (decimal), 20 (hexadecimal)									
Н	33 (decimal), 21 (hexadecimal)								

Copyright © 2023 Texas Instruments Incorporated

The last bit of the target address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

#### 8.6.2 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus controller sends a command byte, which is stored in the control register in the TCA6416A. Three bits of this data byte state the operation (read or write) and the internal registers (input, output, polarity inversion, or configuration) that will be affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

Once a new command has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.

B7 B6 B5	B4 B3	B2 B1	В0
----------	-------	-------	----

図 8-7. Control Register Bits

表 8-4. Command Byte

	(	CONTR	ROL RE	GISTE	R BITS	3		COMMAND BYTE	REGISTER	PROTOCOL	POWER-UP
B7	В6	B5	B4	В3	B2	B1	В0	(HEX)	REGISTER	PROTOCOL	DEFAULT
0	0	0	0	0	0	0	0	00	Input Port 0	Read byte	xxxx xxxx <sup>(1)</sup>
0	0	0	0	0	0	0	1	01	Input Port 1	Read byte	xxxx xxxx <sup>(1)</sup>
0	0	0	0	0	0	1	0	02	Output Port 0	Read/write byte	1111 1111
0	0	0	0	0	0	1	1	03	Output Port 1	Read/write byte	1111 1111
0	0	0	0	0	1	0	0	04	Polarity Inversion 0	Read/write byte	0000 0000
0	0	0	0	0	1	0	1	05	Polarity Inversion 1	Read/write byte	0000 0000
0	0	0	0	0	1	1	0	06	Configuration 0	Read/write byte	1111 1111
0	0	0	0	0	1	1	1	07	Configuration 1	Read/write byte	1111 1111

<sup>(1)</sup> Undefined

#### 8.6.3 Register Descriptions

The Input Port registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. They act only on read operation. Writes to these registers have no effect. The default value (X) is determined by the externally applied logic level. Before a read operation, a write transmission is sent with the command byte to indicate to the I<sup>2</sup>C device that the Input Port register will be accessed next.

表 8-5. Registers 0 and 1 (Input Port Registers)

BIT	I-07	I-06	I-05	I-04	I-03	I-02	I-01	I-00
DEFAULT	X	Х	Х	Х	Х	X	X	X
BIT	I-17	I-16	I-15	I-14	I-13	I-12	I-11	I-10
DEFAULT	Х	Х	Х	Х	Х	Х	Х	Х

The Output Port registers (registers 2 and 3) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in these registers have no effect on pins defined as inputs. In turn, reads from these registers reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

表 8-6. Registers 2 and 3 (Output Port Registers)

		-				•	,	
BIT	O-07	O-06	O-05	O-04	O-03	O-02	O-01	O-00
DEFAULT	1	1	1	1	1	1	1	1
BIT	O-17	O-16	O-15	O-14	O-13	O-12	O-11	O-10
DEFAULT	1	1	1	1	1	1	1	1

Product Folder Links: TCA6416A

The Polarity Inversion registers (register 4 and 5) allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in these registers is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in these registers is cleared (written with a 0), the corresponding port pin's original polarity is retained.

	表 8-7. F	Registers 4	and 5 (	Polarity	y Inversion	Registers)
--	----------	-------------	---------	----------	-------------	------------

	_		•	•		_	,	
BIT	P-07	P-06	P-05	P-04	P-03	P-02	P-01	P-00
DEFAULT	0	0	0	0	0	0	0	0
BIT	P-17	P-16	P-15	P-14	P-13	P-12	P-11	P-10
DEFAULT	0	0	0	0	0	0	0	0

The Configuration registers (registers 6 and 7) configure the direction of the I/O pins. If a bit in these registers is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in these registers is cleared to 0, the corresponding port pin is enabled as an output.

表 8-8. Registers 6 and 7 (Configuration Registers)

BIT	C-07	C-06	C-05	C-04	C-03	C-02	C-01	C-00
DEFAULT	1	1	1	1	1	1	1	1
BIT	C-17	C-16	C-15	C-14	C-13	C-12	C-11	C-10
DEFAULT	1	1	1	1	1	1	1	1

#### 8.6.4 Bus Transactions

Data is exchanged between the controller and TCA6416A through write and read commands.

#### 8.6.4.1 Writes

Data is transmitted to the TCA6416A by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see 🗵 8-6 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission.

The eight registers within the TCA6416A are configured to operate as four register pairs. The four pairs are input ports, output ports, polarity inversion ports and configuration ports. After sending data to one register, the next data byte is sent to the other register in the pair (see  $\boxtimes$  8-8 and  $\boxtimes$  8-9). For example, if the first byte is send to Output Port 1 (register 3), the next byte is stored in Output Port 0 (register 2).

There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register may be updated independently of the other registers.




図 8-8. Write to Output Port Register




図 8-9. Write to Configuration or Polarity Inversion Registers

#### 8.6.4.2 Reads

The bus controller first must send the TCA6416A address with the LSB set to a logic 0 (see 🗵 8-6 for device address). The command byte is sent after the address and determines which register is accessed.

After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the TCA6416A (see 🗵 8-10 and 🗵 8-11).

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 1 before the restart, and the restart occurs when Input Port 0 is being read, the stored command byte changes to reference Input Port 0. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflects the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.

Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus controller must not acknowledge the data.





図 8-10. Read From Register

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and target address call between the initial target address call and actual data transfer from P port (see 🗵 8-10).

図 8-11. Read Input Port Register



### 9 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

Applications of the TCA6416A will have this device connected as a target to an I2C controller (processor), and the I2C bus may contain any number of other target devices. The TCA6416A will be in a remote location from the controller, placed close to the GPIOs to which the controller needs to monitor or control.

A typical application of the TCA6416A will operate with a lower voltage on the controller side (VCCI), and a higher voltage on the P-port side (VCCP). The P-ports can be configured as outputs connected to inputs of devices such as enable, reset, power select, the gate of a switch, and LEDs. The P-ports can also be configured as inputs to receive data from interrupts, alarms, status outputs, or push buttons.

### 9.2 Typical Application



- A. Device address configured as 0100000 for this example.
- B. P00 and P02–P10 are configured as inputs.
- C. P01 and P11-P17 are configured as outputs.
- D. Pin numbers shown are for the PW package.

E. Resistors are required for inputs (on P port) that may float. If a driver to an input will never let the input float, a resistor is not needed. Outputs (in the P port) do not need pullup resistors.

#### 図 9-1. Typical Application Schematic

#### 9.2.1 Design Requirements

表 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
I <sup>2</sup> C input voltage (V <sub>CCI</sub> )	1.8 V
P-port input/output voltage (V <sub>CCP</sub> )	5 V
Output current rating, P-port sinking (I <sub>OL</sub> )	25 mA
Output current rating, P-port sourcing (I <sub>OH</sub> )	10 mA
I <sup>2</sup> C bus clock (SCL) speed	400 kHz

#### 9.2.2 Detailed Design Procedure

The pull-up resistors,  $R_P$ , for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all targets on the  $I^2C$  bus. The minimum pull-up resistance is a function of  $V_{CC}$ ,  $V_{OL,(max)}$ , and  $I_{OL}$ :

$$R_{p(min)} = \frac{V_{CC} - V_{OL(max)}}{I_{OL}}$$
(1)

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL}$  = 400 kHz) and bus capacitance,  $C_b$ :

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b}$$
(2)

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for standard-mode or fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9538,  $C_i$  for SCL or  $C_{io}$  for SDA, the capacitance of wires/connections/traces, and the capacitance of additional targets on the bus.

#### 9.2.2.1 Minimizing I<sub>CC</sub> When I/Os Control LEDs

When the I/Os are used to control LEDs, normally they are connected to  $V_{CC}$  through a resistor as shown in  $\boxtimes$  9-2. For a P-port configured as an input,  $I_{CC}$  increases as  $V_I$  becomes lower than  $V_{CC}$ . The LED is a diode, with threshold voltage  $V_T$ , and when a P-port is configured as an input the LED will be off but  $V_I$  is a  $V_T$  drop below  $V_{CC}$ .

For battery-powered applications, it is essential that the voltage of P-ports controlling LEDs is greater than or equal to  $V_{CC}$  when the P-ports are configured as input to minimize current consumption.  $\boxtimes$  9-2 shows a high-value resistor in parallel with the LED.  $\boxtimes$  9-3 shows  $V_{CC}$  less than the LED supply voltage by at least  $V_T$ . Both of these methods maintain the I/O  $V_I$  at or above  $V_{CC}$  and prevents additional supply current consumption when the P-port is configured as an input and the LED is off.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback






図 9-2. High-Value Resistor in Parallel With LED




図 9-3. Device Supplied by a Lower Voltage

### 9.2.3 Application Curves





図 9-4. Maximum Pullup Resistance  $(R_{p(max)})$  vs Bus Capacitance  $(C_b)$ 



 $V_{OL} = 0.2 \times V_{CC}$ ,  $I_{OL} = 2$  mA when  $V_{CC} \ge 2$  V

図 9-5. Minimum Pullup Resistance  $(R_{p(min)})$  vs Pullup Reference Voltage  $(V_{CC})$ 

### 10 Power Supply Recommendations

### 10.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA6416A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

Ramping up the device V<sub>CCP</sub> before V<sub>CCI</sub> is recommended to prevent SDA from potentially being stuck LOW.

The two types of power-on reset are shown in  $\boxtimes$  10-1 and  $\boxtimes$  10-2.




図 10-1. V<sub>CC</sub> is Lowered Below 0.2 V or 0 V and Then Ramped up to V<sub>CC</sub>




図 10-2. V<sub>CC</sub> is Lowered Below the POR Threshold, Then Ramped Back up to V<sub>CC</sub>

表 10-1 specifies the performance of the power-on reset feature for TCA6416A for both types of power-on reset.

表 10-1. Recommended Supply Sequencing and Ramp Rates

	PARAMETER <sup>(1)</sup> (2)	MIN	TYP MAX	UNIT	
t <sub>FT</sub>	Fall rate	See 図 10-1	0.1	2000	ms
t <sub>RT</sub>	Rise rate	See 図 10-1	0.1	2000	ms
t <sub>TRR_GND</sub>	Time to re-ramp (when V <sub>CC</sub> drops to GND)	See 図 10-1	1		μs
t <sub>TRR_POR50</sub>	Time to re-ramp (when V <sub>CC</sub> drops to V <sub>POR_MIN</sub> – 50 mV)	See ⊠ 10-2	1		μs
V <sub>CC_GH</sub>	Level that $V_{CCP}$ can glitch down to, but not cause a functional disruption when $V_{CCX\_GW}$ = 1 $\mu s$	See ⊠ 10-3		1.2	V
t <sub>GW</sub>	Glitch width that will not cause a functional disruption when $V_{CCX\_GH} = 0.5 \times V_{CCX}$	See ⊠ 10-3		10	μs
V <sub>PORF</sub>	Voltage trip point of POR on falling V <sub>CC</sub>		0.7		V
V <sub>PORR</sub>	Voltage trip point of POR on rising V <sub>CC</sub>			1.4	V

<sup>(1)</sup>  $T_A = 25^{\circ}C$  (unless otherwise noted).

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance.  $\boxtimes$  10-3 and  $\gtrapprox$  10-1 provide more information on how to measure these specifications.

<sup>(2)</sup> Not tested. Specified by design.







図 10-3. Glitch Width and Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to the default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0.  $\boxtimes$  10-4 and  $\gtrapprox$  10-1 provide more details on this specification.



### 11 Layout

### 11.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCA6416A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCCP pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors should be placed as close to the TCA6416A as possible. These best practices are shown in  $\boxtimes$  11-1.

For the layout example provided in  $\boxtimes$  11-1, it would be possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power ( $V_{CCI}$  and  $V_{CCP}$ ) and ground (GND). However, a 4 layer board is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to  $V_{CCI}$ ,  $V_{CCP}$ , or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated in  $\boxtimes$  11-1.



### 11.2 Layout Example




図 11-1. TCA6416A Layout

## 12 Device and Documentation Support

### 12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 12.2 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 12.3 商標

MicroStar BGA<sup>™</sup> is a trademark of TI.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 12.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 12.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 27-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TCA6416APWR	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PH416A
TCA6416APWR.A	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PH416A
TCA6416APWRG4	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PH416A
TCA6416APWRG4.A	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PH416A
TCA6416ARTWR	Active	Production	WQFN (RTW)   24	3000   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PH416A
TCA6416ARTWR.A	Active	Production	WQFN (RTW)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PH416A
TCA6416ARTWR.B	Active	Production	WQFN (RTW)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PH416A
TCA6416ARTWRG4	Active	Production	WQFN (RTW)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PH416A
TCA6416ARTWRG4.A	Active	Production	WQFN (RTW)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PH416A
TCA6416ARTWRG4.B	Active	Production	WQFN (RTW)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PH416A

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



### PACKAGE OPTION ADDENDUM

www.ti.com 27-Jun-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA6416ARTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TCA6416ARTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TCA6416ARTWRG4	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 24-Jul-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA6416ARTWR	WQFN	RTW	24	3000	367.0	367.0	35.0
TCA6416ARTWR	WQFN	RTW	24	3000	353.0	353.0	32.0
TCA6416ARTWRG4	WQFN	RTW	24	3000	367.0	367.0	35.0



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




4 x 4, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated