**TAA5242** 

# TAA5242 119dB のダイナミック レンジを備えたハードウェア制御の高性能 ステレオ オーディオ ADC

### 1 特長

- ステレオ高性能オーディオ ADC
  - 性能:
    - ライン / マイクロフォン差動入力のダイナミック レンジ:119dB
    - 差動入力 THD+N:-98 dB
  - 入力電圧:
    - 差動、2V<sub>RMS</sub> フルスケール入力
    - シングルエンド、1V<sub>RMS</sub>フルスケール入力
  - サンプルレート(f<sub>S</sub>) = 8kHz~192kHz
- 主な特長
  - ピンまたはハードウェア制御
  - オーディオ シリアル インターフェイス
    - フォーマット: TDM、I<sup>2</sup>S、左揃え (LJ)
    - バスコントローラおよびターゲットモード
    - TDM モードのデイジーチェーン
    - ワード長:24 ビットまたは32 ビットを選択可能
  - カットオフ周波数を選択可能なデジタル HPF:
    - 48kHz のサンプリング レートで 1Hz または 12Hz
  - ピンで選択可能なデジタルデシメーションフィルタ オプション:
    - リニア位相
    - 低レイテンシ
  - PLL およびマイクロフォン バイアスを内蔵
  - 自動クロック検出
  - 自動サンプルレート検出
  - クロックエラー時の割り込み出力
  - 単一電源動作 AVDD: 1.8V または 3.3V
  - I/O 電源動作:1.8V または 3.3V
  - 温度グレード 1:-40℃ ≤ T<sub>A</sub> ≤ +125℃

### 2 アプリケーション

- テレビ会議システム
- IP ネットワーク カメラ
- IP 電話
- スマートスピーカ
- 業務用マイクとワイヤレス システム


### 3 概要

TAA5242 は、2V<sub>RMS</sub> の差動入力と 119dB のダイナミック レンジを備えた高性能 ステレオ オーディオ ADC です。 TAA5242 は、AC または DC 結合構成のオプションによ り、差動とシングルエンドの両方のライン/マイクロフォン 入力信号をサポートします。TAA5242 は、低ジッタの位相 ロック ループ (PLL)、ピンでカットオフを選択できるデジタ ル ハイパス フィルタ (HPF) を内蔵しており、最高 192kHz のサンプル レートをサポートします。TAA5242 は、コントローラおよびターゲットモードで時分割多重化 (TDM)、 $I^2S$ 、または左揃え (LJ) オーディオ フォーマットを サポートし、ピン/ハードウェア制御で制御されます。この ように高性能な機能、ピン制御、そして単一電源動作であ るため、TAA5242 はスペースに制約のあるオーディオ ア プリケーションに最適な選択肢となっています。

### 製品情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ サイズ (公 称) <sup>(2)</sup>
TAA5242	1 1	<b>4mm × 4mm、0.5mm</b> ピッチ

- (1) 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。 MICBIAS



概略ブロック図



### **Table of Contents**

1 特長	1
2 アプリケーション	1
3 概要	
4 Pin Configuration and Functions	
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	
5.4 Thermal Information	6
5.5 Electrical Characteristics	6
5.6 Timing Requirements: TDM, I <sup>2</sup> S or LJ Interface	8
5.7 Switching Characteristics: TDM, I <sup>2</sup> S or LJ	
Interface	9
5.8 Timing Diagrams	10
5.9 Typical Characteristics	11
6 Detailed Description	13
6.1 Overview	13
6.2 Functional Block Diagram	13

6.3 Feature Description	14
6.4 Device Functional Modes	32
7 Application and Implementation	34
7.1 Application Information	34
7.2 Typical Application	34
7.3 Power Supply Recommendations	
7.4 Layout	37
8 Device and Documentation Support	38
8.1 Documentation Support	38
8.2ドキュメントの更新通知を受け取る方法	38
8.3 サポート・リソース	38
8.4 Trademarks	
8.5 静電気放電に関する注意事項	38
8.6 用語集	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	38



# 4 Pin Configuration and Functions




図 4-1. 24-Pin QFN Package with Exposed Thermal Pad and Corner Pins, Top View

表 4-1. Pin Functions

F	PIN	TYPE	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
VSS	A1	Ground	Ground Pin. Short directly to board ground plane.		
DREG	1	Digital Supply	Digital on-chip regulator output voltage for digital supply (1.55V, nominal)		
BCLK	2	Digital I/O	dio serial data interface bus bit clock		
FSYNC	3	Digital I/O	Audio serial data interface bus frame synchronization signal		
DOUT	4	Digital Output	Audio serial data interface bus output		
MD6 5		Digital Input	TDM Mode: Daisy chain input		
			I2S/LJ Mode: Mono/Stereo ADC channels selection		
IOVDD	6	Digital Supply	Digital I/O power supply (1.8V or 3.3V, nominal)		
VSS	A2	Ground	Ground pin. Short directly to board ground plane.		
MD4	7	Digital	Controller Mode: Frame rate and BCLK frequency selection		
MD1	7	Input	Target Mode: AVDD supply, word length, and decimation filter type selection		
MDO	0	Digital	Controller Mode: Frame rate and BCLK frequency selection		
MD2	8	Input	Target Mode: AVDD supply, word length, and decimation filter type selection		
MD3	9		Controller Mode: Controller clock input		
	Digital	Digital   Input	TDM Target Mode: Daisy chain enable/disable		
		liput	I2S/LJ Target Mode: Digital HPF cut-off frequency and input cap quick charge setting		
MD4	10	Digital Input	ADC input configuration selection		

3



## 表 4-1. Pin Functions (続き)

PI	PIN		DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
GPO	11	Digital Output	Interrupt Output (latched)
MD5	12	Digital Input	ADC input configuration selection
VSS	A3	Ground	Ground pin. Short directly to board ground plane.
MD0	13	Analog Input	Multi-Level analog input for Controller/Target and I <sup>2</sup> S/TDM/LJ selection
MICBIAS	14	Analog	MICBIAS Output
IN1P	15	Analog Input	Analog input 1P Pin
IN1M	16	Analog Input	Analog input 1M Pin
IN2P	17	Analog Input	Analog input 2P Pin
IN2M	18	Analog Input	Analog input 2M Pin
VSS	A4	Ground	Ground pin. Short directly to board ground plane.
VSSA	19	Ground	Short directly to board ground plane
VSSA	20	Ground	Short directly to board ground plane
VSSA	21	Ground	Short directly to board ground plane
VSSA	22	Ground	Short directly to board ground plane
AVDD	23	Analog Supply	Analog power supply (1.8V or 3.3V, nominal)
VREF	24	Analog	Analog reference voltage filter output

4

### **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage	AVDD to VSS (thermal pad)	-0.3	3.9	V
Supply voltage	IOVDD to VSS (thermal pad)	-0.3	3.9	V
Ground voltage differences	VSSA to VSS (thermal pad)	-0.3	0.3	V
Analog input voltage	Analog input pins voltage to VSS (thermal pad)	-0.3	AVDD + 0.3	V
Digital input voltage	Digital input pins voltage to VSS (thermal pad)	-0.3	IOVDD + 0.3	V
	Functional ambient, T <sub>A</sub>	-55	125	
Temperature	Operating ambient, T <sub>A</sub>	-40	125	°C
	Junction, T <sub>J</sub>	-40	150	C
	Storage, T <sub>stg</sub>	-65	150	

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
POWER		<u> </u>			
AVDD <sup>(1)</sup>	Analog supply voltage to VSS (thermal pad) - AVDD 3.3V operation	3.0	3.3	3.6	V
	Analog supply voltage to VSS (thermal pad) - AVDD 1.8V operation	1.65	1.8	1.95	V
IOVDD	IO supply voltage to VSS (thermal pad) - IOVDD 3.3V operation	3.0	3.3	3.6	V
טטטטו	IO supply voltage to VSS (thermal pad) - IOVDD 1.8V operation	1.65	1.8	1.95	V
INPUTS		·			
INxx	Analog input pins voltage to VSS (thermal pad)	0		AVDD	V
Ю	Digital input pins (MD1 to MD6) voltage to VSS (thermal pad)	0		IOVDD	V
MD0	MD0 pin w.r.t VSS (thermal pad)	0		AVDD	V
TEMPERA	TURE			'	
T <sub>A</sub>	Operating ambient temperature	-40		125	°C

Product Folder Links: TAA5242

資料に関するフィードバック(ご意見やお問い合わせ)を送信

5



over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT	
OTHERS						
CCLK	MD3 controller mode clock frequency (CCLK) - IOVDD 3.3V operation			36.864 <sup>(2)</sup>	MHz	
COLK	MD3 controller mode clock frequency (CCLK) - IOVDD 1.8V operation			24.576 <sup>(2)</sup>	IVII IZ	
C <sub>L</sub>	Digital output load capacitance		20	50	pF	

- (1) VSSA and VSS (thermal pad); all ground pins must be tied together and must not differ in voltage by more than 0.2V.
- (2) CCLK input rise time (V<sub>IL</sub> to V<sub>IH</sub>) and fall time (V<sub>IH</sub> to V<sub>IL</sub>) must be less than 5ns. For better audio noise performance, CCLK input must be used with low jitter.

#### 5.4 Thermal Information

		TAA5242	
	THERMAL METRIC(1)	RGE (VQFN)	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	26.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	15.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	13.8	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 5.5 Electrical Characteristics

at  $T_A$  = 25°C, AVDD = 3.3V, IOVDD = 3.3V,  $f_{IN}$  = 1kHz sinusoidal signal,  $f_S$  = 48kHz, 32-bit audio data, BCLK = 256× $f_S$ , TDM target mode, and linear phase decimation filter; measured filter free with an Audio Precision with a 20Hz to 20kHz unweighted bandwidth, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN N	OM MAX	UNIT
ADC PE	RFORMANCE FOR INPUT	RECORDING			
	Differential input full- scale AC signal voltage	AC-coupled input		2	V <sub>RMS</sub>
	Single-ended input full- scale AC signal voltage	AC-coupled input		1	$V_{RMS}$
SNR	Signal-to-noise ratio, A- weighted <sup>(1)</sup> (2)	INx differential AC-coupled input and AC signal shorted to ground		119	dB
SNR	Signal-to-noise ratio, A-weighted <sup>(1)</sup> (2)	INx differential DC-coupled input and AC signal shorted to ground, in High Common Mode Tolerance Mode (MD5-MD4 = 2'b01)		112	dB
		INx differential AC-coupled input and AC signal shorted to ground, AVDD = 1.8V		113	
SNR	Signal-to-noise ratio, A-weighted <sup>(1)</sup> (2)	INx differential DC-coupled input and AC signal shorted to ground, in High Common Mode Tolerance Mode (MD5-MD4 = 2'b01), AVDD = 1.8V		105	dB
	Dynamic range, A-	INx differential AC-coupled input and –60dBFS AC signal input		119	
DR	weighted <sup>(2)</sup>	INx differential DC-coupled input and –60dBFS AC signal input, in High Common Mode Tolerance Mode (MD5-MD4 = 2'b01)		112	dB

Product Folder Links: TAA5242

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

6

English Data Sheet: SLASF29

at  $T_A$  = 25°C, AVDD = 3.3V, IOVDD = 3.3V,  $f_{IN}$  = 1kHz sinusoidal signal,  $f_S$  = 48kHz, 32-bit audio data, BCLK = 256× $f_S$ , TDM target mode, and linear phase decimation filter; measured filter free with an Audio Precision with a 20Hz to 20kHz unweighted bandwidth, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
		INx differential AC-coupled input and –60dBFS AC signal input, AVDD = 1.8V		113		
DR	Dynamic range, A-weighted <sup>(2)</sup>	INx differential DC-coupled input and –60dBFS AC signal input, in High Common Mode Tolerance Mode (MD5-MD4 = 2'b01), AVDD = 1.8V		105		dB
	Total harmonic	INx differential AC-coupled input and –1dBFS AC signal input		-98		
THD+N	D+N distortion <sup>(2)</sup>	INx differential DC-coupled input and –1dB full- scale AC signal input, in High Common Mode Tolerance Mode (MD5-MD4 = 2'b01)		-98		dB
ADC OTH	IER PARAMETERS				'	
	AC Input impedance	Input pins INxP or INxM		5		kΩ
	Output data sample rate		8		192	kHz
	Output data sample word length	Pin Selectable	24		32	Bits
	Digital high-pass filter cutoff frequency	First-order IIR filter, – 3dB point (Pin Selectable)	1		12	Hz
	Interchannel isolation	-1dBFS AC signal line-in differential input to non-measurement channel		-134		dB
	Interchannel gain mismatch	-6dBFS AC signal line-in differential input, 1kHz sinusoidal signal		±0.1		dB
	Interchannel phase mismatch	-6dBFS AC signal line-in differential input, 1kHz sinusoidal signal		±0.01		Degrees
PSRR	Power-supply rejection ratio	100mV <sub>PP</sub> , 1kHz sinusoidal signal on AVDD, differential input		120		dB
MICROPH	HONE BIAS					
	MICBIAS noise	Bandwidth = 20Hz to 20kHz, A-weighted, 1μF capacitor between MICBIAS and VSS (thermal pad)		2		μV <sub>RMS</sub>
	MIODIAO	AVDD = 1.8V		1.375		
	MICBIAS voltage	AVDD = 3.3V		2.75		V
DIGITAL I	1/0					
V <sub>IL</sub>	Low-level digital input logic voltage threshold	All digital pins, IOVDD 1.8V operation	-0.3		0.35 × IOVDD	V
	logic voltage tilleshold	All digital pins, IOVDD 3.3V operation	-0.3		0.8	
V	High-level digital input	All digital pins, IOVDD 1.8V operation	0.65 × IOVDD		IOVDD + 0.3	V
V <sub>IH</sub>	logic voltage threshold	All digital pins, IOVDD 3.3V operation	2		IOVDD + 0.3	V
V	Low-level digital output	All digital pins, $I_{OL} = -2 \text{ mA}$ , IOVDD 1.8V operation			0.45	\/
V <sub>OL</sub>	voltage	All digital pins, $I_{OL} = -2 \text{ mA}$ , IOVDD 3.3V operation			0.4	V
V <sub>OH</sub>	High-level digital output voltage	All digital pins, I <sub>OH</sub> = 2 mA, IOVDD 1.8V operation	IOVDD – 0.45			V
	voltage	All digital pins, I <sub>OH</sub> = 2 mA, IOVDD 3.3V operation	2.4			
I <sub>IL</sub>	Input logic-low leakage for digital inputs	All digital pins, Input = 0V	-5	0.1	5	μΑ

1



at  $T_A$  = 25°C, AVDD = 3.3V, IOVDD = 3.3V,  $f_{IN}$  = 1kHz sinusoidal signal,  $f_S$  = 48kHz, 32-bit audio data, BCLK = 256× $f_S$ , TDM target mode, and linear phase decimation filter; measured filter free with an Audio Precision with a 20Hz to 20kHz unweighted bandwidth, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
I <sub>IH</sub>	Input logic-high leakage for digital inputs	All digital pins, Input = IOVDD	-5	0.1	5	μΑ
C <sub>IN</sub>	Input capacitance for digital inputs	All digital pins		5		pF
R <sub>PD</sub>	Pulldown resistance for digital I/O pins when asserted on			20		kΩ
TYPICAL S	UPPLY CURRENT CONS	SUMPTION				
I <sub>AVDD</sub>		All external clocks stopped with MD3 pin grounded, AVDD = 3.3V		1.37		mA
I <sub>IOVDD</sub>	Current consumption in sleep mode or low power mode	All external clocks stopped with MD3 pin grounded, IOVDD = 3.3V		0.6		
I <sub>IOVDD</sub>	power mode	All external clocks stopped with MD3 pin grounded, IOVDD = 1.8V		0.3		μΑ
I <sub>AVDD</sub>	Current consumption	AVDD = 3.3 V		9.3		
I <sub>IOVDD</sub>	with ADC 2-channel operating at f <sub>S</sub> 16kHz,	IOVDD = 3.3 V		0.05		mA
I <sub>IOVDD</sub>	I <sup>2</sup> S Target Mode, BCLK = 64 × f <sub>S</sub>	IOVDD = 1.8 V		0.02		110 (
I <sub>AVDD</sub>	Current consumption	AVDD = 3.3 V		12		
I <sub>IOVDD</sub>	with ADC 2-channel operating at f <sub>S</sub> 48kHz,	IOVDD = 3.3 V		0.1		mA
I <sub>IOVDD</sub>	I <sup>2</sup> S Target Mode, BCLK = 64 × f <sub>S</sub>	IOVDD = 1.8 V		0.05		ША

<sup>(1)</sup> Ratio of output level with 1kHz full-scale sine-wave input, to the output level with the AC signal input shorted to ground, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

### 5.6 Timing Requirements: TDM, I<sup>2</sup>S or LJ Interface

at  $T_A$  = 25°C, IOVDD = 3.3V or 1.8V and 20pF load on all outputs (unless otherwise noted); see for timing diagram where DIN refers to Daisy Chain Input when applicable

	7 - 1		MIN	NOM MAX	UNIT
	BCI K paried	IOVDD = 1.8V	80		
t <sub>(BCLK)</sub>	BCLK period	IOVDD = 3.3V	40		ns
	BCLK high pulse duration <sup>(1)</sup>	IOVDD = 1.8V	36		ns
t <sub>H(BCLK)</sub>	BOLK High pulse duration	IOVDD = 3.3V	18		lis
+	BCLK low pulse duration <sup>(1)</sup>	IOVDD = 1.8V	36		ns
t <sub>L(BCLK)</sub>	BCLK low pulse duration	IOVDD = 3.3V	18		lis
	FSYNC setup time	IOVDD = 1.8V	8		ns
t <sub>SU(FSYNC)</sub>	rome setup time	IOVDD = 3.3V	8		lis
	FSYNC hold time	IOVDD = 1.8V	8		ns
t <sub>HLD(FSYNC)</sub>	F3TNC floid tillle	IOVDD = 3.3V	8		lis
+	DIN setup time	IOVDD = 1.8V	8		ns
t <sub>SU(DIN)</sub>	Din setup time	IOVDD = 3.3V	8		lis
+	DIN hold time	IOVDD = 1.8V	16		no
t <sub>HLD(DIN)</sub>	DIN Hold time	IOVDD = 3.3V	8		ns
	BCLK rise time	10% - 90% rise time (IOVDD = 1.8V)		10	
t <sub>r(BCLK)</sub>	DOLK rise time	10% - 90% rise time (IOVDD = 3.3V)		10	ns )

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

0

<sup>(2)</sup> All performance measurements done with a 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter can result in higher THD and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, can affect dynamic specification values.

at  $T_A = 25$ °C, IOVDD = 3.3V or 1.8V and 20pF load on all outputs (unless otherwise noted); see for timing diagram where DIN refers to Daisy Chain Input when applicable

			MIN	NOM	MAX	UNIT
t	BCLK fall time	90% - 10% fall time (IOVDD = 1.8V)			10	ns
<sup>L</sup> f(BCLK)		90% - 10% fall time (IOVDD = 3.3V)			10	115

<sup>1)</sup> To meet the timing specifications, the BCLK minimum high or low pulse duration must be higher than 25ns, if the DOUT data line is latched on the opposite BCLK edge polarity from the one used by the device to transmit the DOUT data at IOVDD = 3.3V.

### 5.7 Switching Characteristics: TDM, I<sup>2</sup>S or LJ Interface

at  $T_A$  = 25°C, IOVDD = 3.3V or 1.8V and 20pF load on all outputs (unless otherwise noted); see Figure 5-1 for timing diagram where DIN refers to Daisy Chain Input

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	X UNIT
+	BCLK to DOUT delay	50% of BCLK to 50% of DOUT, IOVDD = 1.8V		2	6 ns
t <sub>d(DOUT-BCLK)</sub>	BCLK to DOOT delay	50% of BCLK to 50% of DOUT, IOVDD = 3.3V		1	9
4	FSYNC to DOUT delay in TDM or	50% of FSYNC to 50% of DOUT, IOVDD = 1.8V		2	6
<sup>t</sup> d(DOUT-FSYNC)	LJ mode	50% of FSYNC to 50% of DOUT, IOVDD = 3.3V		1	ns 9
f	BCLK output clock frequency;	IOVDD = 1.8V		12.28	8 MHz
f <sub>(BCLK)</sub>	controller mode <sup>(1)</sup>	IOVDD = 3.3V		24.57	
	BCLK to FSYNC delay; controller	50% of BCLK to 50% of FSYNC, IOVDD = 1.8V		2	6 ns
t <sub>d(FSYNC)</sub>	mode	50% of BCLK to 50% of FSYNC, IOVDD = 3.3V		1	9
+	BCLK high pulse duration;	IOVDD = 1.8V	36		ns
t <sub>H(BCLK)</sub>	controller mode	oller mode IOVDD = 3.3V 18			115
<b>t</b>	BCLK low pulse duration;	IOVDD = 1.8V	36		ns
t <sub>L(BCLK)</sub>	controller mode	IOVDD = 3.3V	18		115
t <sub>r(BCLK)</sub>	BCLK rise time; controller mode	10% - 90% rise time, IOVDD = 1.8V		1	0 ns
	BOLK lise time, controller mode	10% - 90% rise time, IOVDD = 3.3V		0	
$t_{f(BCLK)}$	PCLK fall time: controller made	90% - 10% fall time, IOVDD = 1.8V		1	0
	BCLK fall time; controller mode	90% - 10% fall time, IOVDD = 3.3V		1	ns 0

<sup>(1)</sup> To meet the timing specifications, the BCLK output clock frequency must be lower than 18.5MHz, if the DOUT data line is latched on the opposite BCLK edge polarity from the one used by the device to transmit DOUT data at IOVDD = 3.3V.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

9



# **5.8 Timing Diagrams**






図 5-1. TDM, I<sup>2</sup>S, and LJ Interface Timing Diagram

### 5.9 Typical Characteristics

at  $T_A$  = 25°C, AVDD = 3.3V, IOVDD = 3.3V,  $f_{IN}$  = 1kHz sinusoidal signal,  $f_S$  = 48kHz, 32-bit audio data, BCLK = 256 ×  $f_S$ , TDM target mode, linear phase decimation filter; measured filter free with an Audio Precision with a 20Hz to 20kHz un-weighted banwidth, unless otherwise noted







### 6 Detailed Description

#### 6.1 Overview

The TAA5242 is a high-performance, low-power, stereo, audio analog-to-digital converter (ADC). This device is intended for broad market applications such as ruggedized communication equipment, IP network camera, professional audio and multimedia applications. The high dynamic range of this device enables far-field audio recording with high fidelity. This device integrates a host of features that reduce cost, board space, and power consumption in space-constrained system designs. Package, performance, and compatible configuration across extended family make this device well suited for scalable system designs.

The TAA5242 consists of the following blocks:

- 2-channel, multibit, high-performance delta-sigma (ΔΣ) ADCs
- · Pin or Hardware controlled device configurations
- · Configurable single-ended or differential audio inputs
- · Low-noise microphone bias output
- Linear-phase or Low-latency digital decimation filters
- · High-pass filter (HPF) with selectable cut-off frequency options
- Integrated low-jitter, phase-locked loop (PLL) supporting a wide range of system clocks
- · Integrated digital and analog voltage regulators to support single-supply operation

The device supports a flexible audio serial interface [time-division multiplexing (TDM), I<sup>2</sup>S, or left-justified (LJ)] to transmit audio data seamlessly in the system across devices.

### 6.2 Functional Block Diagram




図 6-1. Functional Block Diagram

### **6.3 Feature Description**

#### 6.3.1 Hardware Control

The device supports simple hardware-pin-controlled options to select a specific mode of operation and audio interface for a given system as summarized in 表 6-1. The MD1 to MD6 pins are connected to either logic low (VSS) or logic high (IOVDD), and the MD0 pin can be connected to AVDD or VSS through different pull-up or pull-down resistors.

表 6-1. Pin Selectable Configurations Summary

PIN	TARGET MODE	CONTROLLER MODE			
MD0	ulti-level analog input for controller/target mode and I2S/TDM/LJ mode selection				
MD1	AVDD supply, word length, and decimation filter	Frame rate and BCLK frequency selection			
MD2	type selection				
MD3	I <sup>2</sup> S/LJ Mode: HPF Cut-off and Input Cap Quick Charge Selection	CCLK Input			
	TDM Mode: Daisy Chain Enable/Disable				
MD4	ADC Input Configuration /Differential/Single ander	d AC/DC Coupled)			
MD5	ADC Input Configuration (Differential/Single-ended, AC/DC Coupled)				
MD6	I <sup>2</sup> S/LJ Mode: Mono/Stereo selection				
	TDM Mode: Daisy chain input				

#### 6.3.2 Audio Serial Interfaces

Digital audio data flows between the host processor and the TAA5242 on the digital audio serial interface (ASI), or audio bus. This bus can be operated in target or controller mode through pin control. The ASI supports TDM mode for multichannel operation, I<sup>2</sup>S and Left-Justified (LJ) bus protocols. The data is in MSB-first, two'scomplement pulse code modulation (PCM) format, with pin-selectable word-length configuration.

The device supports an audio bus controller or target mode of operation using the hardware pin MD0. In target mode, FSYNC and BCLK work as input pins whereas in controller mode, FSYNC and BCLK work as output pins generated by the device. 表 6-2 shows the controller and target mode selection using the MD0 pin.

表 6-2. Controller and Target Mode Selection

MD0	CONTROLLER AND TARGET SELECTION
Short to Ground	Target I <sup>2</sup> S Mode
Short to Ground with 4.7K Ohms	Target TDM Mode
Short to AVDD	Controller I <sup>2</sup> S Mode
Short to AVDD with 4.7K Ohms	Controller TDM Mode
Short to AVDD with 22K Ohms	Target LJ Mode

The word length for audio serial interface (ASI) in TAA5242 can be selected through MD1 and MD2 Pins in target mode of operation. In controller mode, fixed word length of 32 bits is supported. The TAA5242 also supports 1.8V AVDD operation in target mode with 32-bit word length. 表 6-3 shows the configuration table for setting word length, AVDD supply voltage and decimation filter type applicable in Target Mode. In controller mode, AVDD supply mode is 3.3V, word length of 32-bits is supported, decimation filter is configured in the linear-phase and the MD1 and MD2 Pins control the system clock configuration described in 表 6-9.

表 6-3. Word Length, Supply Mode and Decimation Filter Selection

MD2	MD1	WORD LENGTH, SUPPLY MODE, AND INTERPOLATION FILTER SELECTION (Valid for Target Mode only)
Low	Low	AVDD = 3.3V, Word Length = 32, Linear-phase decimation filter
Low	High	AVDD = 1.8V, Word Length = 32, Linear-phase decimation filter

Product Folder Links: TAA5242

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

MD2	MD1	WORD LENGTH, SUPPLY MODE, AND INTERPOLATION FILTER SELECTION (Valid for Target Mode only)
High	Low	AVDD = 3.3V, Word Length = 24, Linear-phase decimation filter
High	High	AVDD = 3.3V, Word Length = 32, Low-latency decimation filter

The TAA5242 also offers daisy chain configuration for target TDM mode of operation. This can be selected through MD3 pin when MD0 is configured in target TDM mode. In this mode, MD6 can be used as Daisy chain data input. 表 6-4 shows the daisy chain configuration in Target TDM mode of operation based on MD3 pin. When enabled, for a TDM with N slots, the device plays the audio present on the last 2 slots, and the remaining slots are shifted to the right and sent on the MD6 pin. An example for this is shown in 🗵 6-2.

表 6-4. Daisy Chain Selection for Target TDM Mode

MD3	DAISY CHAIN
Low	Disable
High	Enable




図 6-2. Daisy Chain in TDM Mode Block Diagram

The MD3 pin acts as the controller clock (CCLK) input when the device is configured in controller mode through MD0 pin to set the system clocks as described in セクション 6.3.3.

#### 6.3.2.1 Time Division Multiplexed Audio (TDM) Interface

In TDM mode, also known as DSP mode, the rising edge of FSYNC starts the data transfer with the slot 0 data first. Immediately after the slot 0 data transmission, the remaining slot data are transmitted in order. FSYNC and each data bit is transmitted on the rising edge of BCLK and received on the falling edge of the BCLK.  $\boxtimes$  6-3 and  $\boxtimes$  6-4 show the protocol timing for TDM operation with various configurations. DIN refers to the Daisy Chain Input.




図 6-3. TDM Mode Protocol Timing (MD0 shorted to ground with 4.7K Ohms) In Target Mode

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

15




図 6-4. TDM Mode Protocol Timing (MD0 shorted to AVDD with 4.7K Ohms) In Controller Mode

For proper operation of the audio bus in TDM mode, the number of bit clocks per frame must be greater than or equal to the number of active input and output channels times the word length of the input and output channel data. The DOUT pin is in a Hi-Z state for the extra unused bit clock cycles. The device supports FSYNC as a pulse with a 1-cycle-wide bit clock, but also supports multiples as well.

### 6.3.2.2 Inter IC Sound (I<sup>2</sup>S) Interface

The standard I<sup>2</sup>S protocol is defined for only two channels: left and right. In I<sup>2</sup>S mode, the MSB of the left slot 0 is transmitted on the falling edge of BCLK in the second cycle after the *falling* edge of FSYNC. The MSB of the right slot 0 is transmitted on the falling edge of BCLK in the second cycle after the *rising* edge of FSYNC. Each subsequent data bit is transmitted on the falling edge of BCLK. In controller mode, FSYNC is transmitted on the falling edge of BCLK.  $\boxtimes$  6-5 and  $\boxtimes$  6-6 show the protocol timing for I<sup>2</sup>S operation in target and controller mode of operation.




図 6-5. I<sup>2</sup>S Mode Protocol Timing (MD0 shorted to ground) in Target Mode




図 6-6. I<sup>2</sup>S Protocol Timing (MD0 shorted to AVDD) In Controller Mode

For proper operation of the audio bus in I<sup>2</sup>S mode, the number of bit clocks per frame must be greater than or equal to the number of active output channels (including left and right slots) times the word length of the output channel data.

### 6.3.2.3 Left-Justified (LJ) Interface

The standard LJ protocol is defined for only two channels: left and right. In LJ mode, the MSB of the left slot 0 is transmitted in the same BCLK cycle after the *rising* edge of FSYNC. The MSB of the right slot 0 is transmitted in

Copyright © 2024 Texas Instruments Incorporated

the same BCLK cycle after the *falling* edge of FSYNC. Each subsequent data bit is transmitted on the falling edge of BCLK. 🗵 6-7 illustrates the protocol timing for LJ operation. in target mode.




図 6-7. LJ Mode Standard Protocol Timing (MD0 shorted to AVDD with 22 kOhm) in Target Mode

For proper operation of the audio bus in LJ mode, the number of bit clocks per frame must be greater than or equal to the number of active output channels (including left and right slots) times the word length of the output channel data.

17



### 6.3.3 Phase-Locked Loop (PLL) and Clock Generation

The device uses an integrated, low-jitter, phase-locked loop (PLL) to generate internal clocks required for the ADC modulators and digital filter engine, as well as other control blocks.

In target mode of operation, the device supports the various output data sample rates (of the FSYNC signal frequency) and the BCLK to FSYNC ratio to configure all clock dividers, including the PLL configuration, internally without host programming.  $\frac{1}{2}$  6-5 to  $\frac{1}{2}$  6-8 list the supported FSYNC and BCLK frequencies depending on the IOVDD Supply.

表 6-5. Supported FSYNC (Multiples or Submultiples of 48kHz) and BCLK Frequencies (IOVDD - 3.3V Operation)

	BCLK (MHz)						
BCLK TO FSYNC RATIO	FSYNC (8kHz)	FSYNC (16kHz)	FSYNC (24kHz)	FSYNC (32kHz)	FSYNC (48kHz)	FSYNC (96kHz)	FSYNC (192kHz)
16	Reserved	0.256	0.384	0.512	0.768	1.536	3.072
24	Reserved	0.384	0.576	0.768	1.152	2.304	4.608
32	0.256	0.512	0.768	1.024	1.536	3.072	6.144
48	0.384	0.768	1.152	1.536	2.304	4.608	9.216
64	0.512	1.024	1.536	2.048	3.072	6.144	12.288
96	0.768	1.536	2.304	3.072	4.608	9.216	18.432
128	1.024	2.048	3.072	4.096	6.144	12.288	24.576
192	1.536	3.072	4.608	6.144	9.216	18.432	Reserved
256	2.048	4.096	6.144	8.192	12.288	24.576	Reserved
384	3.072	6.144	9.216	12.288	18.432	Reserved	Reserved
512	4.096	8.192	12.288	16.384	24.576	Reserved	Reserved

表 6-6. Supported FSYNC (Multiples or Submultiples of 44.1kHz) and BCLK Frequencies (IOVDD - 3.3V Operation)

			Opc.	ation			
	BCLK (MHz)						
BCLK TO FSYNC RATIO	FSYNC (7.35kHz)	FSYNC (14.7kHz)	FSYNC (22.05kHz)	FSYNC (29.4kHz)	FSYNC (44.1kHz)	FSYNC (88.2kHz)	FSYNC (176.4kHz)
16	Reserved	Reserved	0.3528	0.4704	0.7056	1.4112	2.8224
24	Reserved	0.3528	0.5292	0.7056	1.0584	2.1168	4.2336
32	Reserved	0.4704	0.7056	0.9408	1.4112	2.8224	5.6448
48	0.3528	0.7056	1.0584	1.4112	2.1168	4.2336	8.4672
64	0.4704	0.9408	1.4112	1.8816	2.8224	5.6448	11.2896
96	0.7056	1.4112	2.1168	2.8224	4.2336	8.4672	16.9344
128	0.9408	1.8816	2.8224	3.7632	5.6448	11.2896	22.5792
192	1.4112	2.8224	4.2336	5.6448	8.4672	16.9344	Reserved
256	1.8816	3.7632	5.6448	7.5264	11.2896	22.5792	Reserved
384	2.8224	5.6448	8.4672	11.2896	16.9344	Reserved	Reserved
512	3.7632	7.5264	11.2896	15.0528	22.5792	Reserved	Reserved

生) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TAA5242* 

# 表 6-7. Supported FSYNC (Multiples or Submultiples of 48kHz) and BCLK Frequencies (IOVDD - 1.8V Operation)

				BCLK (MHz)			
BCLK TO FSYNC RATIO	FSYNC (8kHz)	FSYNC (16kHz)	FSYNC (24kHz)	FSYNC (32kHz)	FSYNC (48kHz)	FSYNC (96kHz)	FSYNC (192kHz)
16	Reserved	0.256	0.384	0.512	0.768	1.536	3.072
24	Reserved	0.384	0.576	0.768	1.152	2.304	4.608
32	0.256	0.512	0.768	1.024	1.536	3.072	6.144
48	0.384	0.768	1.152	1.536	2.304	4.608	9.216
64	0.512	1.024	1.536	2.048	3.072	6.144	12.288
96	0.768	1.536	2.304	3.072	4.608	9.216	Reserved
128	1.024	2.048	3.072	4.096	6.144	12.288	Reserved
192	1.536	3.072	4.608	6.144	9.216	Reserved	Reserved
256	2.048	4.096	6.144	8.192	12.288	Reserved	Reserved
384	3.072	6.144	9.216	12.288	Reserved	Reserved	Reserved
512	4.096	8.192	12.288	Reserved	Reserved	Reserved	Reserved

表 6-8. Supported FSYNC (Multiples or Submultiples of 44.1kHz) and BCLK Frequencies (IOVDD - 1.8V Operation)

				BCLK (MHz)			
BCLK TO FSYNC RATIO	FSYNC (7.35kHz)	FSYNC (14.7kHz)	FSYNC (22.05kHz)	FSYNC (29.4kHz)	FSYNC (44.1kHz)	FSYNC (88.2kHz)	FSYNC (176.4kHz)
16	Reserved	Reserved	0.3528	0.4704	0.7056	1.4112	2.8224
24	Reserved	0.3528	0.5292	0.7056	1.0584	2.1168	4.2336
32	Reserved	0.4704	0.7056	0.9408	1.4112	2.8224	5.6448
48	0.3528	0.7056	1.0584	1.4112	2.1168	4.2336	8.4672
64	0.4704	0.9408	1.4112	1.8816	2.8224	5.6448	11.2896
96	0.7056	1.4112	2.1168	2.8224	4.2336	8.4672	Reserved
128	0.9408	1.8816	2.8224	3.7632	5.6448	11.2896	Reserved
192	1.4112	2.8224	4.2336	5.6448	8.4672	Reserved	Reserved
256	1.8816	3.7632	5.6448	7.5264	11.2896	Reserved	Reserved
384	2.8224	5.6448	8.4672	11.2896	Reserved	Reserved	Reserved
512	3.7632	7.5264	11.2896	Reserved	Reserved	Reserved	Reserved

In the controller mode of operation, the device uses the MD3 pin, as the system clock, CCLK for the reference input clock source. In target mode of operation, the MD3 pin function described in  $\frac{1}{5}$  6-4and  $\frac{1}{5}$  6-3.

The device provides flexibility in FSYNC selection with a supported system clock frequency option of either 256  $\times$  f<sub>S</sub> or 128  $\times$  f<sub>S</sub> or a fixed 48/44.1kHz or 96/88.2kHz as configured using the MD1 and MD2 pins. 表 6-9 shows the FSYNC and BCLK selection for the controller mode using the MD1 and MD2 pins. In controller mode of operation, AVDD = 3.3V and Word-Length = 32 and linear-phase decimation filter is applicable.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

19



### 表 6-9. System Clock Selection for the Controller Mode

MD2	MD1	SYSTEM CLOCK SELECTION (Valid for Controller Mode only)				
		FSYNC	BCLK TO FSYNC RATIO			
			I <sup>2</sup> S MODE	TDM MODE		
Low	Low	CCLK/256	64	256 for FSYNC ≤ 48kHz,		
Low	High	CCLK/128		128 for 48kHz < FSYNC ≤ 96kHz, and 64 for FSYNC > 96kHz		
High	Low	96/88.2 kHz		128		
High	High	48/44.1 kHz		256		

### 6.3.4 Analog Input Configurations

The device supports simultaneous recording of up to two channels using the high-performance stereo ADC. The device consists of two pairs of analog input pins (INxP and INxM) which can be configured in single-ended or differential input mode by setting MD4 and MD5 pins. The input source for the analog pins can be from electret-condenser analog microphones, micro electrical-mechanical system (MEMS) analog microphones, or line-in (auxiliary) inputs from the system board.

The voice or audio signal inputs can be capacitively coupled (AC-coupled) or DC-coupled to the device. For best distortion performance, use of low-voltage coefficient capacitors for AC-coupling is recommended. The typical input impedance for the TAA5242 is 5 k $\Omega$  for the INxP or INxM pins with ±20% variation. The value of the coupling capacitor in AC-coupled mode must be chosen so that the high-pass filter formed by the coupling capacitor and the input impedance do not affect the signal content. Before proper recording can begin, this coupling capacitor must be charged up to the common-mode voltage at power-up. To enable quick charging, the device has a quick charge scheme to speed up the charging of the coupling capacitor at power-up when operating in I<sup>2</sup>S/LJ target mode. This input cap quick charge setting can be enabled by configuring the MD3 pin. The MD3 pin also configures the digital HPF cut-off frequency when the device is operating in I<sup>2</sup>S/LJ target mode.

For optimal performance, the common-mode variation at the device input should be limited to less than 100mVpp for AC-coupled settings. For applications that cannot avoid large common-mode fluctuations, the device offers the modes to configure the device for higher common-mode tolerance. 表 6-11 shows the analog input configuration modes available with MD4 and MD5 configuration.

### 表 6-10. Input Cap Quick-Charge and HPF Selection in Target I<sup>2</sup>S/LJ Mode


MD3	INPUT CAP QUICK CHARGE	HPF CUT-OFF FREQUENCY
Low	Disabled	1Hz @ 48kHz sampling rate
High	Enabled	12Hz @ 48kHz sampling rate

### 表 6-11. Analog Input Configurations


MD5	MD4	ANALOG INPUT CONFIGURATION
Low	Low	Differential input; AC-Coupled only
Low	High	Differential input; AC or DC-Coupled with High Common Mode Tolerance
High	Low	Single-Ended input on INxP; AC-Coupled only
High	High	Single-Ended input on INxP; AC or DC-Coupled with High Common Mode Tolerance

☑ 6-8 to ☑ 6-11 show the typical configuration diagrams for the various input configuration modes.


生) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TAA5242* 



### 図 6-8. DC-Coupled Microphone or Line Differential Input Connection



### 図 6-9. DC-Coupled Microphone or Line Single-Ended Input Connection



### 図 6-10. AC-Coupled Microphone or Line Differential Input Connection




図 6-11. AC-Coupled Microphone or Line Single-Ended Input Connection

The device also supports channel select configurations to enable mono or stereo input in  $I^2S$  and LJ Modes. This can be configured by setting MD6 pin.  $\gtrsim 6-12$  shows the control for this feature with MD6 configuration. ADC Channel-2 is disabled when MD6 pin is set to High. In TDM mode, MD6 pin function is as described in  $\boxtimes 6-2$ .

表 6-12. Input Channel Select configuration in I<sup>2</sup>S and LJ Modes

MD6	ANALOG INPUT CONFIGURATION
Low	Stereo ADC

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21



### 表 6-12. Input Channel Select configuration in I<sup>2</sup>S and LJ Modes (続き)

MD6	ANALOG INPUT CONFIGURATION
High	Mono 1-Channel ADC (IN1x enabled, IN2x disabled)

### 6.3.5 Reference Voltage

All audio data converters require a DC reference voltage. The TAA5242 achieves low-noise performance by internally generating a low-noise reference voltage. This reference voltage is generated using a band-gap circuit with high PSRR performance. This audio converter reference voltage must be filtered externally using a minimum  $1\mu F$  capacitor connected from the VREF pin to analog ground (VSS). The value of this reference voltage, VREF, is set to 2.75V, which in turn supports a  $2V_{RMS}$  differential full-scale input to the device. The required minimum AVDD voltage for this VREF voltage is 3V. When the device is configured for 1.8V AVDD supply voltage, the voltage on the VREF pin is 1.375V, which in turn supports a  $1V_{RMS}$  differential full-scale input to the device. Do not connect any external load to a VREF pin.

#### 6.3.6 Integrated Microphone Bias

The device integrates a built-in, low-noise microphone bias pin that outputs a high PSRR, low noise output voltage equal to VREF that can be used in the system for biasing electret-condenser microphones or providing the supply to the MEMS analog or digital microphones. The integrated bias amplifier supports up to 5mA of load current that can be used for multiple microphones. When using this MICBIAS pin for biasing or supplying to multiple microphones, avoid any common impedance on the board layout for the MICBIAS connection to minimize coupling across microphones.

生) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TAA5242* 

### 6.3.7 Signal-Chain Processing

☑ 6-12 shows the key components of the record-path signal chain.



図 6-12. ADC Signal-Chain Processing Flowchart

The TAA5242 signal chain is comprised of very-low-noise, high-performance, and low-power analog blocks and flexible digital processing blocks. The high performance and flexibility combined with a compact package makes the TAA5242 optimized for a variety of end-equipments and applications that require multichannel audio capture. The ADC signal-chain integrates high-performance multi-stage digital decimation filter followed by a high-pass filter (HPF) with configurable cut-off frequency described further.

23

#### 6.3.7.1 Configurable Digital Decimation Filters


The device record channel includes a high dynamic range, built-in digital decimation filter to process the oversampled data from the multibit delta-sigma ( $\Delta\Sigma$ ) modulator to generate digital data at the same Nyquist sampling rate as the FSYNC rate. The decimation filters in the device can be selected to linear-phase or low-latency filters based on the state of the MD2 and MD1 pins according to  $\frac{1}{2}$  6-3. This makes them suitable for a wide variety of audio applications. Following section describes the filter response for different samples rates.


#### 6.3.7.1.1 Linear-phase filters

The linear-phase decimation filters are the default filters set by the device and can be used for all applications that require a perfect linear phase with zero-phase deviation within the pass-band specification of the filter. The filter performance specifications and various plots for all supported output sampling rates are listed in this section.

#### 6.3.7.1.1.1 Sampling Rate: 8kHz or 7.35kHz

 $\boxtimes$  6-13 and  $\boxtimes$  6-14 respectively show the magnitude response and the pass-band ripple for this decimation filter with a sampling rate of 8kHz or 7.35kHz,  $\gtrsim$  6-13 and lists its specifications.





Response Response

図 6-14. Linear-phase Decimation Filter Pass-Band Ripple

### 表 6-13. Linear-phase Decimation Filter Specifications


PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT	
Pass-band ripple	Frequency range is 0 to 0.454 × f <sub>S</sub>	-0.04	0.04	dB	
Stop-band attenuation	Frequency range is 0.6 × f <sub>S</sub> to 4 × f <sub>S</sub>	80.2		dB	
	Frequency range is 4 × f <sub>S</sub> onwards	84.7		ub	
Group delay or latency	Frequency range is 0 to 0.454 × f <sub>S</sub>		16.1	1/f <sub>S</sub>	

資料に関するフィードバック (ご意見やお問い合わせ) を送信
Product Folder Links: TAA5242


Copyright © 2024 Texas Instruments Incorporated

#### 6.3.7.1.1.2 Sampling Rate: 16kHz or 14.7kHz

図 6-15 and 図 6-16 respectively show the magnitude response and the pass-band ripple for this decimation filter with a sampling rate of 16kHz or 14.7kHz, and 表 6-14 lists its specifications.



☑ 6-15. Linear-phase Decimation Filter Magnitude Response



☑ 6-16. Linear-phase Decimation Filter Pass-Band Ripple

表 6-14. Linear-phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Pass-band ripple	Frequency range is 0 to 0.454 × f <sub>S</sub>	-0.04		0.04	dB	
Stop-band attenuation	Frequency range is 0.6 × f <sub>S</sub> to 4 × f <sub>S</sub>	80.2			dB	
	Frequency range is 4 × f <sub>S</sub> onwards	84.7				
Group delay or latency	Frequency range is 0 to 0.454 × f <sub>S</sub>		16.1		1/f <sub>S</sub>	

#### 6.3.7.1.1.3 Sampling Rate: 24kHz or 22.05kHz

 $\boxtimes$  6-17 and  $\boxtimes$  6-18 respectively show the magnitude response and the pass-band ripple for this decimation filter with a sampling rate of 24kHz or 22.05kHz, and  $\gtrsim$  6-16 lists its specifications.





図 6-17. Linear-phase Decimation Filter Magnitude Response



☑ 6-18. Linear-phase Decimation Filter Pass-Band Ripple

表 6-15. Linear-phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.455 × f <sub>S</sub>	-0.05		0.05	dB
Stop-band attenuation	Frequency range is 0.6 × f <sub>S</sub> to 4 × f <sub>S</sub>	80.6			dB
	Frequency range is 4 × f <sub>S</sub> onwards	93			dB

Product Folder Links: TAA5242

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

25



表 6-15. Linear-phase Decimation Filter Specifications (続き)

DADAMETED	TEST CONDITIONS	- NAINI	TVD	BAAV	LINUT
PARAMETER	TEST CONDITIONS	MIN	ITP	MAX	UNIT
Group delay or latency	Frequency range is 0 to 0.455 × f <sub>S</sub>		14.7		1/f <sub>S</sub>

### 6.3.7.1.1.4 Sampling Rate: 32kHz or 29.4kHz

☑ 6-20 and ☑ 6-21 respectively show the magnitude response and the pass-band ripple for this decimation filter with a sampling rate of 32kHz or 29.4kHz, and 表 6-17 lists its specifications.




図 6-19. Linear-phase Decimation Filter Magnitude




図 6-20. Linear-phase Decimation Filter Pass-Band

表 6-16. Linear-phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Pass-band ripple	Frequency range is 0 to 0.455 × f <sub>S</sub>	-0.05		0.05	dB	
Stop-band attenuation	Frequency range is 0.6 × f <sub>S</sub> to 4 × f <sub>S</sub>	80.6			dB	
	Frequency range is 4 × f <sub>S</sub> onwards	92.9				
Group delay or latency	Frequency range is 0 to 0.455 × f <sub>S</sub>		14.7		1/f <sub>S</sub>	

### 6.3.7.1.1.5 Sampling Rate: 48kHz or 44.1kHz

☑ 6-21 and ☑ 6-22 respectively show the magnitude response and the pass-band ripple for this decimation filter with a sampling rate of 48kHz or 44.1kHz, and 表 6-17 lists its specifications.




図 6-21. Linear-phase Decimation Filter Magnitude Response




図 6-22. Linear-phase Decimation Filter Pass-Band Ripple

表 6-17. Linear-phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.454 × f <sub>S</sub>	-0.05		0.05	dB
Stan hand attanuation	Frequency range is 0.58 × f <sub>S</sub> to 4 × f <sub>S</sub>	82.2			dB
Stop-band attenuation	Frequency range is 4 × f <sub>S</sub> onwards	98			άБ
Group delay or latency	Frequency range is 0 to 0.454 × f <sub>S</sub>		17		1/f <sub>S</sub>

#### 6.3.7.1.1.6 Sampling Rate: 96kHz or 88.2kHz

☑ 6-23 and ☑ 6-24 respectively show the magnitude response and the pass-band ripple for this decimation filter with a sampling rate of 96kHz or 88.2kHz, and 表 6-18 lists its specifications.




図 6-23. Linear-phase Decimation Filter Magnitude Response




図 6-24. Linear-phase Decimation Filter Pass-Band **Ripple** 

表 6-18. Linear-phase Decimation Filter Specifications


PARAMETER	TEST CONDITIONS MIN TYP		MAX	UNIT	
Pass-band ripple	Frequency range is 0 to $0.455 \times f_S$ $-0.05$ $0.06$			0.06	dB
Stop-band attenuation	Frequency range is 0.58 × f <sub>S</sub> to 4 × f <sub>S</sub>	82.2			dB
	Frequency range is 4 × f <sub>S</sub> onwards	87			uБ
Group delay or latency	Frequency range is 0 to 0.455 × f <sub>S</sub>		16.9		1/f <sub>S</sub>


#### 6.3.7.1.1.7 Sampling Rate: 192kHz or 176.4kHz

☑ 6-25 and ☑ 6-26 respectively show the magnitude response and the pass-band ripple for this decimation filter with a sampling rate of 192kHz or 176.4kHz, and 表 6-19 lists its specifications.

English Data Sheet: SLASF29










図 6-26. Linear-phase Decimation Filter Pass-Band Ripple

### 表 6-19. Linear-phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	UNIT			
Pass-band ripple	Frequency range is 0 to 0.223 × f <sub>S</sub>	-0.04		0.04	dB
Stop-band attenuation	Frequency range is 0.391 × f <sub>S</sub> to 4 × f <sub>S</sub>	80			dB
	Frequency range is 4 × f <sub>S</sub> onwards	82.2			αБ
Group delay or latency	Frequency range is 0 to 0.258 × f <sub>S</sub>		11.6		1/f <sub>S</sub>

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

### 6.3.7.1.2 Low-latency Filters

For applications where low latency with minimal phase deviation (within the audio band) is critical, the low-latency decimation filters on the TAA5242 can be used. The device supports these filters with a group delay of approximately seven samples with an almost linear phase response within the  $0.376 \times f_S$  frequency band. This section provides the filter performance specifications and various plots for all supported output sampling rates for the low-latency filters.

#### 6.3.7.1.2.1 Sampling Rate: 24kHz or 22.05kHz




図 6-27. Low-latency Decimation Filter Magnitude Response




図 6-28. Low-latency Decimation Filter Pass-Band Ripple and Phase Deviation


表 6-20. Low-latency Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT		
Pass-band ripple	Frequency range is 0 to 0.492 × f <sub>S</sub>	-0.67	-0.67 -0.67			
Stop-band attenuation	Frequency range is 0.6 × f <sub>S</sub> to 4 × f <sub>S</sub>	81.8			dB	
Stop-parid attenuation	Frequency range is 4 × f <sub>S</sub> onwards	115			uБ	
Group delay or latency	Frequency range is 0 to 0.376 × f <sub>S</sub>		6.5		1/f <sub>S</sub>	
Group delay deviation	Frequency range is 0 to 0.376 × f <sub>S</sub>	-0.092		0.029	1/f <sub>S</sub>	
Phase deviation	Frequency range is 0 to 0.376 × f <sub>S</sub>	-0.3		0.27	Degrees	

### 6.3.7.1.2.2 Sampling Rate: 32kHz or 29.4kHz

図 6-29 shows the magnitude response and  $\boxtimes$  6-30 shows the pass-band ripple and phase deviation for this decimation filter with a sampling rate of 32kHz or 29.4kHz.  $\gtrsim$  6-21 lists its specifications.





Phase Deviation from Linear (Degree) Magnitude (dB) -0.25 0.15 0.2 0.25 0.3 0.35 Normalized Frequency (1/fs)

図 6-29. Low-latency Decimation Filter Magnitude Response


図 6-30. Low-latency Decimation Filter Pass-Band **Ripple and Phase Deviation** 


表 6-21. Low-latency Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.492 × f <sub>S</sub>	-0.67		-0.67	dB
Stop-band attenuation	Frequency range is 0.6 × f <sub>S</sub> to 4 × f <sub>S</sub>	81.8			dB
Stop-band attenuation	Frequency range is 4 × f <sub>S</sub> onwards	115			uБ
Group delay or latency	Frequency range is 0 to 0.376 × f <sub>S</sub>		6.5		1/f <sub>S</sub>
Group delay deviation	Frequency range is 0 to 0.376 × f <sub>S</sub>	-0.092		0.029	1/f <sub>S</sub>
Phase deviation	Frequency range is 0 to 0.376 × f <sub>S</sub>	-0.3		0.27	Degrees

#### 6.3.7.1.2.3 Sampling Rate: 48kHz or 44.1kHz

☑ 6-31 shows the magnitude response and ☑ 6-32 shows the pass-band ripple and phase deviation for this decimation filter with a sampling rate of 48kHz or 44.1kHz. 表 6-22 lists its specifications.








図 6-32. Low-latency Decimation Filter Pass-Band **Ripple and Phase Deviation** 

表 6-22. Low-latency Decimation Filter Specifications

	DC O LL. LOW laterioy Deel	mation i nter oper	moutions		
PARAMETER	TEST CONDITIONS	TEST CONDITIONS MIN TYP MAX		UNIT	
Pass-band ripple	Frequency range is 0 to 0.456 × f <sub>S</sub>	-0.02		-0.02	dB
Stop-band attenuation	Frequency range is 0.6 × f <sub>S</sub> to 4 × f <sub>S</sub>	86.3			dB
	Frequency range is 4 × f <sub>S</sub> onwards	96.8			ив
Group delay or latency	Frequency range is 0 to 0.376 × f <sub>S</sub>		6.6		1/f <sub>S</sub>
Group delay deviation	Frequency range is 0 to 0.376 × f <sub>S</sub>	-0.086		0.027	1/f <sub>S</sub>

資料に関するフィードバック(ご意見やお問い合わせ)を送信


Copyright © 2024 Texas Instruments Incorporated

表 6-22. Low-latency Decimation Filter Specifications (続き)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Phase deviation	Frequency range is 0 to 0.376 × f <sub>S</sub>	-0.25		0.3	Degrees

### 6.3.7.1.2.4 Sampling Rate: 96kHz or 88.2kHz

☑ 6-33 shows the magnitude response and ☑ 6-34 shows the pass-band ripple and phase deviation for this decimation filter with a sampling rate of 96kHz or 88.2kHz. 表 6-23 lists its specifications.



from Linear (Degree) <u>a</u> Magnitude Deviation 0.15 0.2 0.25 0.3 0.35 Normalized Frequency (1/fs)

図 6-33. Low-latency Decimation Filter Magnitude Response

図 6-34. Low-latency Decimation Filter Pass-Band **Ripple and Phase Deviation** 


表 6-23. Low-latency Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to $0.456 \times f_S$ $-0.02$ $0.03$				
Stop-band attenuation	Frequency range is 0.599 × f <sub>S</sub> to 4 × f <sub>S</sub>	85.6			dB
Stop-parid attenuation	Frequency range is 4 × f <sub>S</sub> onwards	95.7			uБ
Group delay or latency	Frequency range is 0 to 0.376 × f <sub>S</sub>		6.6		1/f <sub>S</sub>
Group delay deviation	Frequency range is 0 to 0.376 × f <sub>S</sub>	-0.086		0.022	1/f <sub>S</sub>
Phase deviation	Frequency range is 0 to 0.376 × f <sub>S</sub>	-0.25		0.022	Degrees

### 6.3.7.1.2.5 Sampling Rate: 192kHz or 176.4kHz

☑ 6-35 shows the magnitude response and ☑ 6-36 shows the pass-band ripple and phase deviation for this decimation filter with a sampling rate of 192kHz or 176.4kHz. 表 6-24 lists its specifications.








図 6-35. Low-latency Decimation Filter Magnitude Response

図 6-36. Low-latency Decimation Filter Pass-Band Ripple and Phase Deviation

表 6-24. Low-latency Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MAX	UNIT			
Pass-band ripple	Frequency range is 0 to 0.456 × f <sub>S</sub>	to 0.456 × f <sub>S</sub>				
Stop-band attenuation	Frequency range is 0.571 × f <sub>S</sub> to 1.35 × f <sub>S</sub>	90.5			dB	
Stop-parid attenuation	Frequency range is 1 × f <sub>S</sub> onwards	86.9			uБ	
Group delay or latency	Frequency range is 0 to 0.327 × f <sub>S</sub>		6.8		1/f <sub>S</sub>	
Group delay deviation	Frequency range is 0 to 0.327 × f <sub>S</sub>	-0.296		0.829	1/f <sub>S</sub>	
Phase deviation	Frequency range is 0 to 0.327 × f <sub>S</sub>	-9.24		9.24	Degrees	

#### 6.3.7.2 Programmable Digital High-Pass Filter

To remove the DC offset component and attenuate the undesired low-frequency noise content in the record data, the device supports a high-pass filter (HPF). This HPF is constructed using the first-order infinite impulse response (IIR) filter, and is efficient enough to filter out possible DC components of the signal. The default cut-off frequency for this HPF is set to 1Hz at 48kHz sampling frequency and in Target I²S/LJ Mode, it is selectable between 1Hz and 12Hz at 48kHz sampling frequency as mentioned in 表 6-10. This is not a channel-independent filter setting but is globally applicable for all ADC channels. セクション 6.3.7.2 shows the frequency response for the HPF with the two settings.




図 6-37. HPF Filter Frequency Response Plot

#### 6.4 Device Functional Modes

Copyright © 2024 Texas Instruments Incorporated

32

#### 6.4.1 Active Mode

The device wakes up in active mode when AVDD and IOVDD are available. MD0 pin sets the type of audio serial interface and should be configured along with the supplies. Further, configure all other hardware control mode pins (MD1, MD2, MD3, MD4,MD5 and MD6) for the desired mode of operation before enabling the clocks for the device.

In active mode, when the audio clocks are available, the device automatically powers up all ADC channels and starts transmitting and playing data over the audio serial interface as per the configurations. If the clocks are stopped, then the device auto powers down the ADC channels.

Stopping the clocks or clock-error triggers an interrupt on the GPO pin. This is a latched interrupt that can be cleared by power-cycling the device supplies.

33

### 7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

The TAA5242 is a pin or hardware controlled stereo, high-performance audio ADC that supports sample rates of up to 192 kHz. The device can be configured by controlling the Mode pins MD0 to MD6 and can support 1.8V or 3.3V AVDD analog power supply along with flexible digital audio interfaces of I<sup>2</sup>S/TDM/LJ. The device has differential and single-ended input capabilities and can support both line-in and microphone inputs for stereo recording with high dynamic range.

### 7.2 Typical Application

### 7.2.1 Application

☑ 7-1 shows a typical configuration of the TAA5242 for an application using 2-channel differential AC-coupled microphone operation with a Target Mode I<sup>2</sup>S audio serial data interface. For best distortion performance, use input AC-coupling capacitors with a low-voltage coefficient.




図 7-1. Stereo Differential AC-Coupled Microphone in Target I<sup>2</sup>S Mode, Block Diagram

閉い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TAA5242* 

#### 7.2.2 Design Requirements

表 7-1 lists the design parameters for this application.

### 表 7-1. Design Parameters

PARAMETER	VALUE
AVDD	1.8V or 3.3V
IOVDD	1.8V or 3.3V
AVDD supply current consumption	12mA, with AVDD = 3.3V
IOVDD supply current consumption	0.1mA, with IOVDD = 3.3V
Maximum MICBIAS current	5mA

### 7.2.3 Detailed Design Procedure

This section describes the necessary steps to configure the TAA5242 for this specific application.

- 1. Audio Serial Interface (ASI) Mode is configured based on the MD0 pin setting which needs to be provided along with the power supplies. Configure MD0 to be to be either pulled up to AVDD or down to VSS with appropriate resistor values. MD0 is to be grounded for this application case.
- 2. Apply power to the device:
  - a. Power up the AVDD and IOVDD supplies.
  - b. Ensure that MD0 pin setting is stable as soon as power supplies are up and wait for at least 2ms to allow the device to initialize for this mode of operation.
  - c. The device is now in sleep mode (low power mode <1.5mA).
- 3. Configure the Mode pins MD1 to MD6 as per the system requirements:
  - a. Pull up to IOVDD or pull down to VSS on MD1 to MD6 pins as per the required configuration. The MD1 to MD6 pins are grounded for this application's use-case.
- 4. Apply the ASI clocks (BCLK and FSYNC) to wake up the device.
- 5. To put the device back in sleep mode, stop the clocks:
  - a. Wait at least 100ms to allow the device to complete shutdown sequence.
  - b. Change the device configurations by changing MD1 to MD6 pin settings as per requirement.
- 6. To change the ASI mode, re-configure MD0 pin and power-cycle the device.
- 7. Repeat steps 1-6 as required for mode transitions.

#### 7.2.4 Application Performance Plots

At  $T_A$  = 25°C, AVDD = 3.3V, IOVDD = 3.3V,  $f_{IN}$  = 1kHz sinusoidal signal,  $f_S$  = 48kHz, 32-bit audio data, BCLK = 256× $f_S$ , TDM target mode, and linear phase decimation filter, with differential AC-coupled line-input configuration; measured filter free with an Audio Precision with a 20Hz to 20kHz un-weighted bandwidth, unless otherwise noted


Product Folder Links: TAA5242

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

35





### 7.3 Power Supply Recommendations

The power supply sequence between the IOVDD and AVDD rails can be applied in any order. MD0 pin should be provided along with the power supplies and should be stable as soon as the supplies are settled to the recommended operating voltage levels. Only initiate the clocks to initialize the device after all the other Mode pins (MD1 to MD6) are also stable.

For the supply power-up requirement,  $t_1$ ,  $t_2$  and  $t_3$  must be at least 2ms to allow the device to initialize the internal settings. See the  $\not\sim \not\sim 0.3.1$  section for details on how the device operates in various modes after the device power supplies are settled to the recommended operating voltage levels. For the supply power-down requirement,  $t_4$ ,  $t_5$  and  $t_6$  must be at least 10ms. This timing (as shown in  $\boxtimes$  7-4) allows the device to ramp down the volume on the record data, power down the analog and digital blocks, and put the device into a low power mode.




図 7-4. Power-Supply Sequencing Requirement Timing Diagram

Make sure that the supply ramp rate is slower than  $0.1V/\mu s$  and that the wait time between a power-down and a power-up event is at least 100 ms.

The TAA5242 supports a single AVDD supply operation by integrating an on-chip digital regulator, DREG and integrated internal analog regulator.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated

### 7.4 Layout

#### 7.4.1 Layout Guidelines

Each system design and printed circuit board (PCB) layout is unique. The layout must be carefully reviewed in the context of a specific PCB design. However, the following guidelines can optimize the device performance:

- Connect the thermal pad to ground. Use a via pattern to connect the device thermal pad, which is the area directly under the device, to the ground planes. This connection helps dissipate heat from the device.
- Use the same ground between VSS and VSSA to avoid any potential voltage difference between them.
- The decoupling capacitors for the power supplies must be placed close to the device pins.
- Route the analog differential audio signals differentially on the PCB for better noise immunity. Avoid crossing digital and analog signals to prevent undesirable crosstalk.
- Avoid running high-frequency clock and control signals near INxx pins where possible.
- The device internal voltage references must be filtered using external capacitors. Place the filter capacitors near the VREF pin for good performance.
- Directly tap the MICBIAS pin to avoid common impedance when routing the biasing or supply traces for multiple microphones to avoid coupling across microphones.
- Provide a direct connection from the VREF and MICBIAS external capacitor ground terminal to the VSS pin.
- Place the MICBIAS capacitor (with low equivalent series resistance) close to the device with minimal trace impedance.
- Use ground planes to provide the lowest impedance for power and signal current between the device and the decoupling capacitors. Treat the area directly under the device as a central ground area for the device, and all device grounds must be connected directly to that area.

### 7.4.2 Layout Example




図 7-5. Example Layout



### 8 Device and Documentation Support

### 8.1 Documentation Support

#### 8.1.1 Related Documentation

For related documentation see the following:

Texas Instruments, TAx5x42EVM-K Hardware Control Evaluation Module User's Guide

### 8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 8.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 8.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 8.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Changes from Revision \* (January 2024) to Revision A (April 2024)

Page

### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

*資料に関するフィードバック (ご意見やお問い合わせ) を送信* Copyright © 2024 Texas Instruments Incorporated

### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TAA5242IRGER	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TAA5242
TAA5242IRGER.A	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TAA5242

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Nov-2024


### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAA5242IRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 18-Nov-2024



### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TAA5242IRGER	VQFN	RGE	24	3000	367.0	367.0	35.0	

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK-NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated