

SN75LVPE3101 デュアル チャネル PCI Express 3.0 リニア リドライバ

1 特長

- PCI Express 3.0、SATA Express、SATA Gen3 をサ
- 超低消費電力アーキテクチャ:
 - アクティブ:330mW 未満
 - シャットダウン: < 700μW
- 4GHz において、14dB まで 16 通りの設定によるリニ アイコライゼーションが可能
- ホットプラグ対応
- 温度範囲:-40℃~85℃ (産業用)
- ESD HBM 定格:±5kV
- 単一の 3.3V 電源で利用可能
- 4mm×4mm VQFN で供給

2 アプリケーション

- デスクトップ PC またはマザーボード
- ノート PC
- データストレージ
- モジュール搭載産業用コンピュータ

3 概要

SN75LVPE3101 は、デュアル チャネル PCI Express (PCle) 3.0 x1 リドライバです。このデバイスは 3.3V 電源 で低消費電力を実現し、PCIe 1.0、2.0、3.0 のデータレ ートをサポートするよう設計されています。


SN75LVPE3101 にはリニア イコライザが実装されてお り、シンボル間干渉 (ISI) による 14dB までの損失に対応 できます。PCIe 信号がプリント基板 (PCB) やケーブル上 で伝送されるとき、損失やシンボル間干渉によりシグナル インテグリティが低下します。リニア イコライザがチャネル 損失を補正するので、チャネル長を延長し、システムで PCIe 準拠を達成できるようになります。 デュアル チャネル 実装と小型のパッケージにより、SN75LVPE3101 は PCle 3.0 のデータパス内に柔軟に配置できます。

SN75LVPE3101 は、24 ピンの 4mm × 4mm VQFN で 供給されます。

製品情報

部品番号 ⁽¹⁾	温度	パッケージ
SN75LVPE3101	T _A = -40°C~85°C	RGE (VQFN, 24)

供給されているすべてのパッケージについては、セクション 10 を 参照してください。



概略回路図



Table of Contents

1 特長	1	
2 アプリケーション		7
3 概要		
4 Pin Configuration and Functions	3	
5 Specifications	5	
5.1 Absolute Maximum Ratings	<u>5</u>	
5.2 ESD Ratings	<mark>5</mark>	
5.3 Recommended Operating Conditions	<mark>5</mark>	8
5.4 Thermal Information	<mark>5</mark>	
5.5 Electrical Characteristics	6	
5.6 Timing Requirements	7	
5.7 Switching Characteristics		
5.8 Typical Characteristics	9	
6 Detailed Description	10	9
6.1 Overview	10	1
6.2 Functional Block Diagram	10	
6.3 Feature Description		

6.4 Device Functional Modes	
7 Application and Implementation	13
7.1 Application Information	13
7.2 Typical SATA, PCIe and SATA Express	
Application	13
7.3 Power Supply Recommendations	17
7.4 Layout	17
8 Device and Documentation Support	19
8.1ドキュメントの更新通知を受け取る方法	19
8.2 サポート・リソース	
8.3 Trademarks	19
8.4 静電気放電に関する注意事項	19
8.5 用語集	19
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	19

4 Pin Configuration and Functions




図 4-1. RGE Package 24-Pin VQFN (Top View)

表 4-1. Pin Functions

PIN	1	TYPE	INTERNAL PULLUP	DESCRIPTION
NAME	NO.	ITPE	PULLDOWN	DESCRIPTION
CH1_EQ1	2	I (4-level)		CH1_EQ1. Configuration pin used to control RX EQ level for RX1P/N. The state of this pin is sampled after the rising edge of EN. Refer to ☑ 5-1 for details of timing. This pin along with CH1_EQ2 allows for up to 16 equalization settings.
CH1_EQ2	3	I (4-level)	PU (approx 45K)	CH1_EQ2. Configuration pin used to control RX EQ level for RX1P/N. The state of this pin is sampled after the rising edge of EN. Refer to ☑ 5-1 for details of timing. This pin along with CH1_EQ1 allows for up to 16 equalization settings.
CH2_EQ1	16	I (4-level)	PD (approx 95K)	CH2_EQ1. Configuration pin used to control RX EQ level for RX2P/N. The state of this pin is sampled after the rising edge of EN. Refer to ☑ 5-1 for details of timing. This pin along with CH2_EQ2 allows for up to 16 equalization settings.
CH2_EQ2	17	I (4-level)		CH2_EQ2. Configuration pin used to control RX EQ level for RX2P/N. The state of this pin is sampled after the rising edge of EN. Refer to ☑ 5-1 for details of timing. This pin along with CH2_EQ1 allows for up to 16 equalization settings.
EN	5	I (2-level)	PU (approx 400K)	EN. Places SN75LVPE3101 into shutdown mode when asserted low. Normal operation when pin is asserted high. When in shutdown, the receiver terminations of the device are high impedance and the TX/RX channels are disabled.
GND	6, 10, 18, 21	GND	_	Ground
MODE	7	1	PU (approx 45 K) PD (approx 95K)	MODE. The state of this pin is sampled after the rising edge of EN. Connect to GND through $20k\Omega$ resistor.
RSVD1	24	0	_	RSVD1. Leave the pin unconnected.
RSVD2	14	I	PU (approx 400K)	RSVD2. Leave the pin unconnected.
RX1N	8	90Ω Differential		Inverting differential high-speed input for Channel 1
RX1P	9	Input	Noninverting differential high-speed input for Channel 1	
RX2N	20	90Ω Differential	_	Inverting differential high-speed input for Channel 2
RX2P	19	Input		Noninverting differential high-speed input for Channel 2



表 4-1. Pin Functions (続き)

PIN		TYPE	INTERNAL PULLUP	DESCRIPTION	
NAME	NO.	IIFE	PULLDOWN	DESCRIPTION	
TEST1	4	1	PU (approx 45K) PD (approx 95K)	TEST1. Must connect to GND directly or through 1kΩ resistor.	
TEST2	15	I	PU (approx 45K) PD (approx 95K)	TEST2. Must connect to GND directly or through $1k\Omega$ resistor.	
TX1N	23	90Ω Differential		Inverting differential high-speed output for Channel 1	
TX1P	22	Output	_	Noninverting differential high-speed output for Channel 1	
TX2N	11	90Ω Differential		Inverting differential high-speed output for Channel 2	
TX2P	12	Output	_	Noninverting differential high-speed output for Channel 2	
VCC	1, 13	Power	_	3.3V (±10%) supply	
Thermal pad			_	Thermal pad. Recommend connecting to a solid ground plane.	

Product Folder Links: SN75LVPE3101

English Dat

English Data Sheet: SLLSFY8

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC}	Supply Voltage Range	-0.3	4	V
V _{IO}	Differential voltage for RX1P/N and RX2P/N	-2.5	2.5	V
	Voltage at RX pins	-0.5	4	V
	Voltage on control pins	-0.5	4	V
T _{stg}	Storage temperature	-65	150	°C

1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±5000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾	±1500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V _{PSN}	Supply noise on V _{CC} pins			100	mV
T _A	Ambient temperature	-40		85	°C
TJ	Junction temperature	-40		105	°C

5.4 Thermal Information

		SN75LVPE3101	
	THERMAL METRIC ⁽¹⁾	RGE (VQFN)	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	41.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	16.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	6.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

Product Folder Links: SN75LVPE3101

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

5

5.5 Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN T	YP MAX	UNIT
POWER					
P _{ACTIVE_1200mV}	Device power consumption when all channels are active	All channels enabled , V _{CC} = 3.3V; EN = 1;	3	330	mW
P _{SHUTDOWN}	Shutdown power when EN = 0.	VCC = 3.3V; EN = 0		0.7	mW
	EST[2:1], MODE, CH1_EQ[2:1], CI	H2_EQ[2:1])			
	Threshold "0" / "R"	V _{CC} = 3.3V	0	.55	V
V_{TH}	Threshold "R" / "F"	V _{CC} = 3.3V	1	.65	V
	Threshold "F" / "1"	V _{CC} = 3.3V		2.8	V
I _{IH}	High-level input current	V _{CC} = 3.6V; V _{IN} = 3.6V	20	80	μA
I _{IL}	Low-level input current	V _{CC} = 3.6V; V _{IN} = 0V	-160	-40	μΑ
R _{PU}	Internal pullup resistance			45	kΩ
R _{PD}	Internal pulldown resistance			95	kΩ
EN, RSVD2					
V _{IH}	High-level input voltage	V _{CC} = 3.3V	1.7	3.6	V
V _{IL}	Low-level input voltage	V _{CC} = 3.3V	0	0.7	V
I _{IH}	High-level input current	V _{CC} = 3.6V; V _{IN} = 3.6V	-10	10	μA
I _{IL}	Low-level input current	V _{CC} = 3.6V; V _{IN} = 0V	-15	15	μΑ
R _{PU_EN}	Internal pullup resistance for EN and RSVD2			100	kΩ
High-Speed Rece	eiver Interface (RX1P/N and RX2F	P/N)			
R _{L_100 MHz}	RX Differential return loss at 100MHz to 2.5GHz	SDD11, 100MHz to 2.5GHz	-	-18	dB
R _{L_5 GHz}	RX Differential return loss at 5GHz	SDD11, 5GHz	-	-14	dB
R _{L_10 GHz}	RX Differential return loss from 5GHz to 10GHz	SDD11, 5GHz to 10GHz		-6	dB
R _{L_CM}	RX common-mode return loss	SCC11, 0.5GHz to 5GHz	_	-12	dB
X-Talk	Differential crosstalk between TX and RX signal pairs		-	-50	dB
E _{ACGAIN_4 GHz}	Maximum AC equalization gain	50mVpp CP10 at 4GHz; V _{CC} = 3.3V		14	dB
E _{ACGAIN_5} GHz	Maximum AC equalization gain	50mVpp CP10 at 5GHz; V _{CC} = 3.3V		16	dB
E _{DC_GAIN0}	DC gain at 0dB setting	200mVpp VID at 100MHz		0.7	dB
V _{DIFF_IN}	Input differential peak-peak voltage swing range		12	200	mV
V _{RX-DC-CM}	RX DC common-mode voltage			0	V
R _{RX-DC-CM}	RX DC common-mode impedance	Measured at connector; Present when far-end termination is detected on TXP/N	18	30	Ω
R _{RX-DC-DIFF}	RX DC differential impedance	Measured at connector; Present when far-end termination is detected on TXP/N	72	120	Ω
Z _{RX-DC-DIFF}	DC Input CM Input Impedance V > 0 during RESET or power down.	RX DC CM Impedance with RX terminations not powered. 2. Measured over the range 0mV to 500mV with respect to GND. 3. Only DC input CM Input impedance V > 0 is specified.	35		kΩ
V _{RX-SIGNAL-DET}	Input differential peak-to-peak signal detect assert level	At 10Gbps; No loss input channel and PRBS7 pattern.		85	mV
V _{RX-IDLE-DET}	Input differential peak-to-peak signal detect deassert level	At 10Gbps; No loss input channel and PRBS7 pattern.		60	mV



over operating free-air temperature and voltage range (unless otherwise noted)

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{RX-CM-AC-P}	Peak RX AC common-mode voltage	Measured at package pin.			150	mV
High-Speed Transr	nitter Interface (TX1P/N and TX	2P/N)				
R _{L_TX_100 MHz}	TX Differential return loss at 100MHz to 2.5GHz	SDD22, 100MHz to 2.5GHz		-20		dB
R _{L_TX_2.5 GHz}	TX Differential return loss at 5GHz	SDD22, 5GHz		-16		dB
R _{L_TX_10 GHz}	TX Differential return loss from 5GHz to 10GHz	SDD22, 5GHz to 10GHz		-8.5		dB
R _{L_TX_CM}	TX common-mode return loss	SCC22, 0.5GHz to 5 GHz		-6.7		dB
V	Differential peak-to-peak TX voltage swing linear dynamic range at 100MHz	100MHz; Measured at –1dB compression point = 20 × log(VOD/ VOD_linear)		1000		mV
V _{TX-DIFFPP-1200}	Differential peak-to-peak TX voltage swing linear dynamic range at 5GHz	5GHz; Measured at –1dB compression point = 20 × log(VOD/VOD_linear)		1300		mV
V _{TX-RCV-DETECT}	Amount of voltage change allowed during RX Detection.	Measured at package pins.			600	mV
V _{TX-DC-CM}	TX DC common-mode voltage		0	1.85	2.05	V
V _{TX-CM-AC-PP-} ACTIVE	Transmitter AC common mode peak-peak voltage when active. Maximum mismatch from TXP+TXN for both time and amplitude.	CHx_EQ setting matches input channel insertion loss			116	mV
V _{TX-IDLE-DIFF-AC-PP}	AC electrical idle differential peak-to-peak output voltage		0		10	mV
R _{TX-DC-CM}	TX DC common-mode impedance		18		30	Ω
R _{TX-DC-DIFF}	TX DC differential impedance		72		120	Ω
I _{TX-SHORT}	Transmitter short-circuit current limit.				107	mA
C _{AC-COUPLING}	External AC-coupling capacitor on differential pairs.		75		265	nF

5.6 Timing Requirements

over operating free-air temperature and voltage range (unless otherwise noted)

		MIN	NOM MAX	UNIT
t _{d_pg}	Internal power good asserted high when V _{CC} is at 2.5V		5	μs
t _{VCC_RAMP}	V _{CC} supply ramp requirement	0.1	50	ms

5.7 Switching Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX		UNIT	
t _{DIFF_DLY}	Differential propagation delay	V _{CC} = 3.0V; EN = 1			150	ps
t _{PWRUP_ACTIVE}	Time from assertion of EN to device active and performing Rx. Detect on both ports	V _{CC} = 3.0V; EN = 1			8	ms
t _{TX_RISE_FALL}	Transmitter rise/fall time	V _{CC} = 3.3V; EN = 1; 10Gbps; 20% to 80% of differential output; 1200mVpp linear range setting; Fast Input rise/fall time		27		ps

資料に関するフィードバック(ご意見やお問い合わせ)を送信

1



over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX			UNIT
t _{RF_MISMATCH}	Transmitter rise/fall mismatch	V _{CC} = 3.3V; EN = 1; 10Gbps; 20% to 80% of differential output; 1200mVpp linear range setting; 1000mVpp VID		0.6		ps
t _{TX_DJ}	Transmitter residual deterministic jitter	V _{CC} = 3.3V; EN = 1; 10Gbps; 1200mVpp linear range setting; Input channel loss of 12dB; Output channel loss of 1.5dB; Optimized EQ		0.05		UI





図 5-1. Power-Up Diagram



5.8 Typical Characteristics

 V_{CC} = 3.3V, 25°C, 200mVpp V_{ID} sine wave, Z_{O} = 100 Ω , RGE package






6 Detailed Description

6.1 Overview

The SN75LVPE3101 is a PCIe 3.0 x1 redriver. As signals traverse through a channel (like FR4 trace) the amplitude of the signal is attenuated. The attenuation varies depending on the frequency content of the signal. Depending the length of the channel, this attenuation can be large enough to result in signal integrity issues at a PCIe 3.0 receiver. By placing a SN75LVPE3101 between PCIe 3.0 root complex and endpoint, the attenuation effect of the channel can be eliminated or minimized. The result is a PCIe 3.0-compatible eye at the receiver of the endpoint. With up to 16 receiver equalization settings, the SN75LVPE3101 can support many different channel loss combinations. The SN75LVPE3101 ultra-low power architecture offers low power consumption on a single 3.3V supply. The SN75LVPE3101 settings are configurable through pins.

6.2 Functional Block Diagram



www.ti.com/ja-jp

6.3 Feature Description

6.3.1 4-Level Control Inputs

The SN75LVPE3101 has (MODE, CH1_EQ1, CH1_EQ2, CH2_EQ1, and CH2_EQ2) 4-level inputs pins that are used to control the equalization gain and the output voltage swing dynamic range. These 4-level inputs use a resistor divider to help set the four valid levels and provide a wider range of control settings. These resistors together with the external resistor connection combine to achieve the desired voltage level.

表 6-1. 4-Level Control Pin Settings

LEVEL	SETTINGS
0	Option 1: Tie 1 $k\Omega$ 5% to GND. Option 2: Tie directly to GND.
R	Tie 20 kΩ 5% to GND.
F	Float (leave pin open)
1	Tie 1 k Ω 5% to V _{CC} .

注

To conserve power, the SN75LVPE3101 disables the internal pullup and pull-down resistors of the 4level input after the state of 4-level pins are sampled on the rising edge of the EN pin. A change of state for any four level input pin is not applied to the SN75LVPE3101 until after the EN pin transitions from low to high.

6.3.2 Linear Equalization

With a linear equalizer, the SN75LVPE3101 can electrically shorten a particular channel allowing for longer run lengths.




図 6-1. Linear Equalizer

With a SN75LVPE3101, a longer trace can be made to have similar insertion loss as a shorter trace. For example, a long trace of X + Y inches can be made to have similar loss characteristics of a shorter trace of X inches.

The receiver equalization level for each channel is determined by the state of the CHx EQ1 and CHx EQ2 pins, where x = 1 or 2.

English Data Sheet: SLLSFY8



表 6-2. EQ Configuration Options

EQ SETTING #	CHx_EQ2 PIN LEVEL	CHx_EQ1 PIN LEVEL	EQ GAIN at 2.5 GHz / 4 GHz / 5 GHz (dB)
1	0	0	1.0 / 2.3 / 3.6
2	0	R	2.1 / 4.0 / 5.5
3	0	F	3.0 / 5.2 / 6.8
4	0	1	4.0 / 6.4 / 8.1
5	R	0	4.6 / 7.2 / 9.0
6	R	R	5.5 / 8.2 / 10.0
7	R	F	6.2 / 9.0 / 10.8
8	R	1	6.9 / 9.8 / 11.6
9	F	0	7.3 / 10.2 / 11.9
10	F	R	7.9 / 10.9 / 12.6
11	F	F	8.4 / 11.4 / 13.1
12	F	1	9.0 / 12.0 / 13.7
13	1	0	9.4 / 12.3 / 14.1
14	1	R	9.9 / 12.8 / 14.6
15	1	F	10.3 / 13.2 / 14.9
16	1	1	10.7 / 13.6 / 15.3

6.3.3 PCIe/SATA/SATA Express Redriver Operation

When operating in a PCI Express (PCIe) Gen3, SATA Gen3, or SATA Express application, the SN75LVPE3101 enables both channels (upstream and downstream) receiver and transmitter paths upon detecting far-end termination on both TX1 and TX2. Both upstream and downstream paths remain enabled until the EN pin is deasserted low. In this mode, the SN75LVPE3101 is transparent to PCIe link power management (L0s, L1) and SATA interface power states. When far-end termination is detected on both TX1 and TX2, the SN75LVPE3101 power is at $P_{\text{(ACTIVE_1200mV)}}$ regardless of the PCIe or SATA power state. To save power during system S3/S4/S5 states, TI recommends to deassert the EN pin to conserve power.

6.4 Device Functional Modes

6.4.1 Shutdown Mode

The device enters Shutdown mode when the EN pin is low and V_{CC} is active and stable. Shutdown mode is the lowest power state of the SN75LVPE3101. While in Shutdown mode, the SN75LVPE3101 receiver terminations are disabled.

6.4.2 Disconnect Mode

Next to Shutdown mode, the Disconnect mode is the lowest power state of the SN75LVPE3101. The SN75LVPE3101 enters Disconnect mode when exiting Shutdown mode. In the Disconnect state, the SN75LVPE3101 periodically checks for far-end receiver termination on both TX1 and TX2. When the far-end receiver termination is detected on both ports, the SN75LVPE3101 transitions to Active mode.

6.4.3 Active Mode

Active mode is the highest power state of the SN75LVPE3101. Any time high-speed traffic is received, the SN75LVPE3101 remains in Active mode. The SN75LVPE3101 only exits Active mode if electrical idle is detected on both RX1 and RX2. While in Active mode, the SN75LVPE3101 high-speed receivers and transmitters are powered and active.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The SN75LVPE3101 is a linear redriver designed specifically to compensation for ISI jitter caused by attenuation through a passive medium like traces and cables. The SN75LVPE3101 has two independent channels, therefore the device can be optimized to correct ISI in both the upstream and downstream direction through 16 different equalization choices. Designers can place the SN75LVPE3101 between two port partners to correct signal integrity issues, resulting in a more robust system.

7.2 Typical SATA, PCle and SATA Express Application




図 7-1. SATA/PCIe/SATA Express Typical Application

7.2.1 Design Requirements

For this design example, use the parameters shown in 表 7-1.

表 7-1. Design Parameters

PARAMETER	VALUE			
VCC supply (3 V to 3.6 V)	3.3 V			
PCIe Support Required (Yes/No)	Yes			
SATA Express Support Required (Yes/No)	Yes			
SATA Support Required (Yes/No)	Yes, then ferrite beads (FB1 and FB2) and 49.9 Ω required. No, then ferrite bead (FB1 and FB2) and 49.9 Ω not required.			
TX1, TX2, RX2 AC-coupling Capacitor (176 nF to 265 nF)	220 nF ±10%			
RX1 AC-coupling Capacitor (297 nF to 363 nF)	Optional. But if implemented suggest 330 nF ±10%			
A to B FR4 Length (inches)	8			
A to B FR4 Trace Width (mils)	4			
C to D FR4 length (inches)	2			
C to D FR4 Trace Width (mils)	4			

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信


13




7.2.2 Detailed Design Procedure

In this example, the SN75LVPE3101 has a DC gain fixed at 0dB and a linearity range fixed at 1200mV. The SN75LVPE3101 performs far-end receiver termination detection and enables both upstream and downstream paths when far-end termination is detected on both TX1 and TX2.

The AC-coupling capacitor range defined for a SATA device is a lot smaller than the AC-coupling capacitor range defined for SATA Express and PCI Express (PCIe) as indicated by \boxtimes 7-2. While the SN75LVPE3101 can usually detect the receiver termination of the PCIe and SATA Express device, a SATA 12nF (maximum) AC-coupling capacitor prevents the SN75LVPE3101 from detecting the SATA device receiver termination. To correct this problem, a ferrite bead along with 49.9Ω resistor must be placed between C_{TX2} and the miniCard/mSATA socket. These components can be isolated from the high-speed channel when PCIe or SATA Express is active by using an NFET as shown in \boxtimes 7-4. TI recommends to enable the NFET whenever a SATA device is present. The ferrite bead chosen must present at least 600Ω impedance at 100MHz so as to not impact high-speed signaling. TI recommends to use Murata BLM03AG601SN1 or BLM03HD601SN1D or a ferrite bead with similar characteristics from a different vendor. For applications which only require support for PCIe and SATA Express and do not need to support SATA, the ferrite beads and 49.9Ω resistors are not needed.









図 7-2. AC-Coupling Capacitor Implementation for SATA, SATA Express, and PCIe Devices

The SN75LVPE3101 power is at $P_{(ACTIVE_1200mV)}$ when both the upstream and downstream paths are enabled. To save system power in system S3/S4/S5 states, TI recommends to control the SN75LVPE3101 EN pin. Any time the system enters a low power state (S3, S4, or S5), TI recommends to deassert the EN pin. While the EN pin is deasserted, the SN75LVPE3101 consumes $P_{(SHUTDOWN)}$. Assertion of this pin is necessary any time the system exits a lower power state.

The SN75LVPE3101 compensates for channel loss in both the upstream (C to D) and downstream direction (A to B). Configure the CH1_EQ[2:1] and CH2_EQ[2:1] pins to the equalization setting that matches as close possible to the channel insertion loss. In this particular example, CH2_EQ[2:1] is for path A to B which is the channel between the PCIe/SATA/SATA Express host and the SN75LVPE3101, and CH1_EQ[2:1] is for path C to D which is the channel between the SN75LVPE3101 and the miniCard/mSATA socket.

In this particular example, the channel A-B has a trace length of 8 inches with a 4mil trace width. This particular channel has about 0.83dB per inch of insertion loss at 5GHz. This equates to approximately 6.7dB of loss for the entire 8 inches of trace as depicted in $\[mu]$ 7-3. An additional 1.5dB of loss is added due to package of the PCle/SATA/SATA Express host, SN75LVPE3101, and the AC-coupling capacitor. This brings the entire channel loss at 5GHz to 6.7dB + 1.5dB = 8.2dB. The channel A-B for this example is connected to SN75LVPE3101 RX2P/N input and therefore CH2_EQ[2:1] pins are used for adjusting SN75LVPE3101 RX2P/N equalization settings. Set the CH2_EQ[2:1] pins such that SN75LVPE3101 equalization is between 5dB and 8dB. A value closer to 5dB may be best if the host has transmitter de-emphasis.

Product Folder Links: SN75LVPE3101



Freq = 5GHz dB(SDD21) = -6.666

図 7-3. Insertion Loss for 8in FR4 Trace Lenght and 4mil FR4 Trace Width

Use a similar method for the upstream path (C to D). In this particular example, C to D has a trace length of 2 inches with a 4mil trace width. This equates to approximately 1.5dB at 5GHz. The SATA/SATA Express/PCIe device has a channel loss that can be added to the C to D channel loss. For this example, assume a value of 5dB is acceptable to compensate for C to D channel loss as well as loss associated with the SATA/SATA Express/PCIe device. Set the CH1 EQ[2:1] pins such that the SN75LVPE3101 equalization is 5dB.







図 7-4. Example SATA/PCIe/SATA Express Schematic

7.2.3 Application Curves



Copyright © 2024 Texas Instruments Incorporated



7.3 Power Supply Recommendations

The SN75LVPE3101 has two V_{CC} supply pins. TI recommends to place a 100nF decoupling capacitor near each of the V_{CC} pins. TI also recommends to have at least one bulk capacitor of at least 10 μ F on the V_{CC} plane near the SN75LVPE3101.

7.4 Layout

7.4.1 Layout Guidelines

- Route RXP/N and TXP/N pairs with controlled differential impedance. The differential impedance of the high speed traces depend on the specific design. PCIe allows differential impedances ranging from 70Ω to 100Ω , with 85Ω typically recommended for Card ElectroMechanical (CEM) specification interoperability.
- Keep away from other high speed signals.
- In PCIe applications, maintaining polarity through the SN75LVPE3101 is not necessary. Therefore, TI
 recommends connecting polarity in such a way that produces the best routing.
- · Keep intra-pair routing to within 2 mils.
- · Intra-pair length matching must be near the location of mismatch.
- · Inter-pair length matching is not necessary.
- Separate each pair at least by 3 times the signal trace width.
- Keep the use of bends in differential traces to a minimum. When bends are used, make sure the number of left and right bends are as equal as possible and the angle of the bend ≥ 135 degrees. This minimizes any length mismatch causes by the bends; and therefore, minimize the impact bends have on EMI.
- Route all differential pairs on the same of layer.
- The number of vias must be kept to a minimum. TI recommends keeping the vias count to 2 or less.
- Keep traces on layers adjacent to ground plane.
- Do NOT route differential pairs over any plane split.
- When using through-hole high-speed connectors, TI recommends to route differential pairs on bottom layer to minimize the stub created by the through-hole connector.
- Adding test points causes impedance discontinuity; and therefore, negatively impact signal performance. If
 test points are used, place the test points in series and symmetrically. The test points must not be placed in a
 manner that causes a stub on the differential pair.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17



7.4.2 Layout Example

Example 4 layer PCB Stackup

Top Layer 1 (Signal)
Inner Layer 2 (GND)
Inner Layer 3 (VCC)
Bottom Layer 4 (Signal)




図 7-7. Example Layout



8 Device and Documentation Support

8.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

8.3 Trademarks

テキサス・インスツルメンツ E2E[™] is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

8.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES		
October 2024	*	Initial Release		

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

19

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/ Op temp (°C)		Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN75LVPE3101RGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PX101
SN75LVPE3101RGER.A	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PX101
SN75LVPE3101RGET	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PX101
SN75LVPE3101RGET.A	Active	Production	VQFN (RGE) 24	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PX101

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated