
SCBS710F - OCTOBER 1997 - REVISED OCTOBER 2003


- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion

SN54LVTH2952...JT PACKAGE SN74LVTH2952...DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



- Bus-Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

SN54LVTH2952 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information

These octal bus transceivers and registers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	0010 014	Tube	SN74LVTH2952DW	LV/THOOSO	
	SOIC - DW	Tape and reel	SN74LVTH2952DWR	LVTH2952	
	SOP - NS	Tape and reel	SN74LVTH2952NSR	LVTH2952	
-40°C to 85°C	SSOP – DB	Tape and reel	SN74LVTH2952DBR	LK952	
	T000D DW	Tube	SN74LVTH2952PW	11/050	
	TSSOP - PW	Tape and reel	SN74LVTH2952PWR	LK952	
	TVSOP - DGV	Tape and reel	SN74LVTH2952DGVR	LK952	
5500 to 40500	CDIP – JT	Tube	SNJ54LVTH2952JT	SNJ54LVTH2952JT	
-55°C to 125°C	LCCC - FK	Tube	SNJ54LVTH2952FK	SNJ54LVTH2952FK	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS710F - OCTOBER 1997 - REVISED OCTOBER 2003

description/ordering information

The 'LVTH2952 devices consist of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

FUNCTION TABLE†


	INPUTS								
CLKENAB	CLKAB	OEAB	Α	В					
Н	Х	L	Χ	в ₀ ‡					
Х	H or L	L	Χ	в ₀ ‡ в ₀ ‡					
L	\uparrow	L	L	L					
L	\uparrow	L	Н	Н					
Х	X	Н	X	Z					

[†] A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.



[‡]Level of B before the indicated steady-state input conditions were established

logic diagram (positive logic)



Pin numbers shown are for the DB, DGV, DW, JT, NS, and PW packages.

SCBS710F - OCTOBER 1997 - REVISED OCTOBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high-impedance or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	0.5 V to V_{CC} + 0.5 V
Current into any output in the low state, IO: SN54LVTH2952	96 mA
SN74LVTH2952	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVTH2952	48 mA
SN74LVTH2952	64 mA
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$)	
Package thermal impedance, θ _{JA} (see Note 3): DB package	
	86°C/W
	46°C/W
	65°C/W
	88°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			SN54LVT	H2952	SN74LVT	H2952	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage		2	3	2		V
V _{IL}	Low-level input voltage			0.8		8.0	V
VI	Input voltage		4	5.5		5.5	V
loh	High-level output current		1	-24		-32	mA
loL	Low-level output current		2	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	20/	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCBS710F - OCTOBER 1997 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				SN5	4LVTH2	952	SN7	4LVTH2	952		
PAR	AMETER	TEST CO	ONDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA	-1.2		-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	VCC-0	.2		VCC-0	.2			
V		$V_{CC} = 2.7 \text{ V},$	I _{OH} = -8 mA	2.4			2.4			V	
VOH		V 2 V	I _{OH} = -24 mA	2						V	
		V _{CC} = 3 V	I _{OH} = -32 mA				2				
		V 07V	$I_{OL} = 100 \mu A$			0.2			0.2		
		V _{CC} = 2.7 V	$I_{OL} = 24 \text{ mA}$			0.5			0.5		
\/ - ·			I _{OL} = 16 mA			0.4			0.4	V	
VOL		\\ 2\\	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V	
		V _{CC} = 3 V	$I_{OL} = 48 \text{ mA}$			0.55					
			$I_{OL} = 64 \text{ mA}$						0.55		
	Control in nexts	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		À	10			10		
Ц	l _i	V _{CC} = 3.6 V	V _I = 5.5 V		Q.	20	20			μΑ	
	A or B ports‡		VI = VCC	1				1			
			V _I = 0		2	-5 -			-5		
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V	0)				±100	μΑ	
		\\ 2\\	V _I = 0.8 V	75			75				
l _l (hold)	A or B ports	V _{CC} = 3 V	V _I = 2 V	-75			-75			μА	
		V _{CC} = 3.6 √§,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$				±500				
lozpu		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = \frac{V_{CC}}{OE} = 0$ don't care	0.5 V to 3 V,			±100*			±100	μА	
lozpd		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V_{O} = $\frac{V_{CC}}{OE}$ = don't care	0.5 V to 3 V,			±100*			±100	μΑ	
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19		
ICC		$I_{O} = 0$,	Outputs low	5		5	5		mA		
	$V_I = V_{CC}$ or GND		Outputs disabled			0.19			0.19		
ΔI _{CC} ¶	ΔI_{CC} V _{CC} = 3 V to 3.6 V, One Other inputs at V _{CC} or					0.2			0.2	mA	
Ci		V _I = 3 V or 0			4		4		pF		
C _{io}		V _O = 3 V or 0			9			9		pF	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] Unused terminals at V_{CC} or GND

[§] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[¶]This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SCBS710F - OCTOBER 1997 - REVISED OCTOBER 2003

timing requirement over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				:	SN54LV	TH2952		;	SN74LV	TH2952			
					3.3 V 3 V	VCC =	2.7 V	V _{CC} =		VCC =	2.7 V	UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	f _{clock} Clock frequency				150		150		150		150	MHz	
	CLK high			3.3		3.3		3.3		3.3			
t _w	Pulse duration		CLK low	3.3		3.3		3.3		3.3		ns	
		A B b - (OLIC)	Data high	1.6		2.2		1.5		2.1			
	Catum time	A or B before CLK↑	Data low	1.6	6	2.2		1.5		2.1			
t _{su}	Setup time	CE before CLK↑	Data high	1.6	3	1.9		1.5		1.8		ns	
		CE before CLK	Data low	2	000	2.6		1.9		2.5			
4.	A or B after C		CLK1		Q.	0.2		1		0.2		20	
th	Hold time	CE after CLK↑		1.2		0.2		1.2		0.2		ns	

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


				SN54LV	TH2952			SN7	4LVTH2	952		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} $ $V_{CC} = 2.7 \text{ V}$		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT		
			MIN	MAX	MIN	MAX	MIN	MIN TYP†		MIN	MAX	
f _{max}			150		150		150			150		MHz
^t PLH	CLKBA or	A D	1.2	4.8	7//	5.5	1.3	2.9	4.6		5.3	
^t PHL	CLKAB	A or B	1.2	4.8	A.	5.5	1.3	3.1	4.6		5.3	ns
^t PZH	OEBA or OEAB	A or B	1	4.8	1	5.9	1.1	2.6	4.6		5.8	20
t _{PZL}	OEBA OI OEAB	AUIB	1	4.8		5.9	1.1	3	4.6		5.8	ns
^t PHZ	OEBA or OEAB	A or B	1.2	5.6		6	1.3	3.6	5.4		5.9	ns
t _{PLZ}	OEDA UI OEAB	AUB	1.5	5.4		5.6	1.6	3.6	5.1		5.3	110

[†] All typical values are at $T_A = 25$ °C.



SCBS710F - OCTOBER 1997 - REVISED OCTOBER 2003

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74LVTH2952DW	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH2952
SN74LVTH2952DW.B	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH2952
SN74LVTH2952PW	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LK952
SN74LVTH2952PW.B	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LK952
SN74LVTH2952PWR	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LK952
SN74LVTH2952PWR.B	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LK952

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVTH2952DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LVTH2952DW.B	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LVTH2952PW	PW	TSSOP	24	60	530	10.2	3600	3.5
SN74LVTH2952PW.B	PW	TSSOP	24	60	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated