SN74LVTH16374-EP 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS779A - NOVEMBER 2003 - OCTOBER 2004

- Controlled Baseline

 One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- Member of the Texas Instruments Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise

[†] Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

description/ordering information

The SN74LVTH16374 is a 16-bit edge-triggered D-type flip-flop with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

This device can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



1

- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

DGG	OR DL (TOP V	PACKAGE IEW)	
10E [1Q1 [1Q2 [GND [1Q3 [1Q4 [V _{CC} [1Q5 [1Q6 [2Q1 [2Q2 [GND [2Q3 [2Q4 [2Q5 [2Q5 [2Q6 [GND [2Q7 [2Q8]	(TOP V 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	48 1CLk 47 1D1 46 1D2 45 GND 44 1D3 43 1D4 42 Vcc 41 1D5 40 1D6 39 GND 38 1D7 37 1D8 36 2D1 35 2D2 34 GND 33 2D3 32 2D4 31 Vcc 30 2D5 29 2D6 28 GND 27 2D7 26 2D8	
20E [24	25]2CLK	(

SN74LVTH16374-EP 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCBS779A – NOVEMBER 2003 – OCTOBER 2004

description/ordering information (continued)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

TA	PACKA	GEŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – DGG Tape and reel CLVTH16374			LH16374EP
-40 C 10 85 C	SSOP – DL	Tape and reel	CLVTH16374IDLREP	LH16374EP


ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

(each flip-flop)									
	INPUTS	OUTPUT							
OE	CLK	Q							
L	\uparrow	Н	Н						
L	\uparrow	L	L						
L	H or L	Х	Q ₀						
Н	Х	Х	Z						

logic diagram (positive logic)





SN74LVTH16374-EP 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS779A - NOVEMBER 2003 - OCTOBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V_{Ω} (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	
Current into any output in the low state, I _O	
Current into any output in the high state, I _O (see Note 2)	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	70°C/W
DL package	63°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_0 > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	V
VIH	High-level input voltage		2		V
VIL	Low-level input voltage			0.8	V
VI	Input voltage			5.5	V
IOH	High-level output current			-32	mA
IOL	Low-level output current			64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		μs/V
T _A	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74LVTH16374-EP 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS779A - NOVEMBER 2003 - OCTOBER 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIC	ONS	MIN	TYP†	MAX	UNIT	
VIK		V _{CC} = 2.7 V,	lj = -18 mA			-1.2	V	
		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = −100 μA	V _{CC} -0.2				
∨он		V _{CC} = 2.7 V,	I _{OH} = -8 mA	2.4			V	
		$V_{CC} = 3 V$, $I_{OH} = -32 mA$		2				
		No. 07.V	I _{OL} = 100 μA			0.2		
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5		
VOL			I _{OL} = 16 mA			0.4	V	
		$V_{CC} = 3 V$	I _{OL} = 32 mA			0.5		
			I _{OL} = 64 mA			0.55		
		V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10		
1.	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND			±1		
1	Data inputa		$V_{I} = V_{CC}$			1	μA	
	Data inputs $V_{CC} = 3.6 V$		$V_{\parallel} = 0$			-5		
l _{off}	$V_{CC} = 0,$		V_{I} or V_{O} = 0 to 4.5 V			±100	μΑ	
			V _I = 0.8 V	75				
ll(hold)	Data inputs	V _{CC} = 3 V	V _I = 2 V	-75			μA	
. ,		$V_{CC} = 3.6 V^{\ddagger},$	$V_{I} = 0$ to 3.6 V			±500		
IOZH		V _{CC} = 3.6 V,	V _O = 3 V			5	μΑ	
IOZL		V _{CC} = 3.6 V,	V _O = 0.5 V			-5	μΑ	
IOZPU		$V_{CC} = 0$ to 1.5 V, $V_O = 0.5$ V to 3 V, $\overline{OE} = c$	lon't care			±100	μA	
IOZPD		V_{CC} = 1.5 V to 0, V_{O} = 0.5 V to 3 V, \overline{OE} = 0	don't care			±100	μA	
			Outputs high			0.19		
ICC		$V_{CC} = 3.6 V, I_{O} = 0, V_{I} = V_{CC} \text{ or GND}$	Outputs low	5		mA		
			Outputs disabled			0.19		
∆lcc§		$V_{CC} = 3 V$ to 3.6 V, One input at $V_{CC} - 0.6 V$	V, Other inputs at V _{CC} or GND			0.2	mA	
Ci		V _I = 3 V or 0			3		pF	
Co		$V_{O} = 3 V \text{ or } 0$			9		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. § This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			= ۷ _{CC} ± 0.	= 3.3 3 V	V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	
fclock	Clock frequency			160		160	MHz
tw	Pulse duration, CLK high or low		3		3		ns
t _{su}	Setup time, data before CLK↑	High or low	1.8		2		ns
t _h	Hold time, data after CLK↑	High or low	0.8		0.1		ns



SN74LVTH16374-EP 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCBS779A – NOVEMBER 2003 – OCTOBER 2004

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO		CC = 3.3 ± 0.3 V	V	V _{CC} =	UNIT	
	(INPUT)	(OUTPUT)	MIN	түр†	MAX	MIN	MAX	
f _{max}			160			160		MHz
^t PLH		0	1.9	3	4.5		5.2	
t _{PHL}	CLK	Q	2.1	2.9	4		4.2	ns
^t PZH	OE	0	1.5	2.8	4.5		5.4	~~
tPZL	OE	Q	1.5	2.8	4.4		5	ns
^t PHZ	OE	Q	2.4	3.5	5		5.4	ns
^t PLZ	UE	3	2	3.2	4.6		4.8	115
^t sk(o)					0.5			ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.





PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
CLVTH16374IDLREP	Active	Production	SSOP (DL) 48	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH16374EP
V62/04711-01YE	Active	Production	SSOP (DL) 48	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH16374EP

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVTH16374-EP :

Catalog : SN74LVTH16374



NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product




Texas


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVTH16374IDLREP	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVTH16374IDLREP	SSOP	DL	48	1000	356.0	356.0	53.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated