


SN74LVCH8T245 8 ビット デュアル電源 バス・トランシーバ、 構成可能レベルシフト、電圧変換、3 ステート出力

1 特長

- 制御入力 (DIR および $\overline{\text{OE}}$) の V_{IH} および V_{IL} レベルは V_{CCA} 基準
- データ入力のバス・ホールド機能により、外付けプルアップ/プルダウン抵抗が不要
- V_{CC} 絶縁機能
- 完全に構成可能なデュアル・レール設計
- I_{off} により部分的パワーダウン・モードでの動作をサポート
- JESD 78、Class II 準拠で 100mA 超のラッチアップ性能
- JESD 22 を上回る ESD 保護

2 アプリケーション

- パーソナル・エレクトロニクス
- 産業用
- エンタープライズ
- 電気通信



論理図 (正論理)

3 概要

SN74LVCH8T245 は、設定可能な 2 本の独立した電源レールを採用した 8 ビット非反転バス・トランシーバです。A ポートは V_{CCA} に追従するように設計されており、1.65V ~ 5.5V の電源電圧に対応します。B ポートは V_{CCB} に追従するように設計されており、1.65V ~ 5.5V の電源電圧に対応します。このため、1.8V、2.5V、3.3V、5.5V の任意の電圧ノード間での自在な低電圧双方向変換が可能です。

SN74LVCH8T245 は、2 つのデータ・バス間の非同期通信に設計されています。方向制御 (DIR) 入力および出力イネーブル ($\overline{\text{OE}}$) 入力のロジック・レベルに応じて、B ポート出力もしくは A ポート出力のいずれかがアクティブになるか、または、両方の出力ポートが高インピーダンス状態になります。本デバイスは、B ポート出力がアクティブになった場合、A バスから B バスへデータを転送し、A ポート出力がアクティブになった場合、B バスから A バスへデータを転送します。A ポートおよび B ポートの入力回路は、どちらも常にアクティブです。

アクティブ・バス・ホールド回路により、使用されていない、または駆動されていない入力を有効なロジック状態に保持します。プルアップまたはプルダウン抵抗とバス・ホールド回路との併用は推奨しません。このデバイスは、 I_{off} を使用する部分的パワーダウン・アプリケーション用の動作が完全に規定されています。 I_{off} 回路が出力をディセーブルにするため、デバイスに電流が逆流して損傷に至ることを回避できます。 V_{CC} 絶縁機能は、 V_{CCA} または V_{CCB} のいずれかが GND レベルになった場合、出力を確実に高インピーダンス状態にします。電源オンまたは電源オフ時に高インピーダンス状態を確保するため、 $\overline{\text{OE}}$ はプルアップ抵抗経由で V_{CCA} に接続する必要があります。この抵抗の最小値は、ドライバの電流シンク能力によって決定されます。

SN74LVCH8T245 は、制御ピン (DIR および $\overline{\text{OE}}$) が V_{CCA} を基準とするよう設計されています。

パッケージ情報 (1)

部品番号	パッケージ	本体サイズ (公称)
SN74LVCH8T245	DB (SSOP, 24)	8.65mm × 3.90mm
	DGV (TVSOP, 24)	5.00mm × 4.40mm
	PW (TSSOP, 24)	7.80mm × 4.40mm
	RHL (VQFN, 24)	5.50mm × 3.50mm

- (1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



Table of Contents

1 特長	1	8.2 Functional Block Diagram	13
2 アプリケーション	1	8.3 Feature Description	13
3 概要	1	8.4 Device Functional Modes	14
4 Revision History	2	9 Application and Implementation	15
5 Pin Configuration and Functions	3	9.1 Application Information.....	15
6 Specifications	4	9.2 Typical Application.....	15
6.1 Absolute Maximum Ratings.....	4	10 Power Supply Recommendations	17
6.2 ESD Ratings.....	4	11 Layout	18
6.3 Recommended Operating Conditions.....	4	11.1 Layout Guidelines.....	18
6.4 Thermal Information.....	5	11.2 Layout Example.....	18
6.5 Electrical Characteristics.....	6	12 Device and Documentation Support	19
6.6 Switching Characteristics: $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$	7	12.1 Documentation Support.....	19
6.7 Switching Characteristics: $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$	8	12.2 ドキュメントの更新通知を受け取る方法.....	19
6.8 Switching Characteristics: $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$	9	12.3 サポート・リソース.....	19
6.9 Switching Characteristics: $V_{CCA} = 5\text{ V} \pm 0.5\text{ V}$	10	12.4 Trademarks.....	19
6.10 Operating Characteristics.....	11	12.5 静電気放電に関する注意事項.....	19
6.11 Typical Characteristics.....	11	12.6 用語集.....	19
7 Parameter Measurement Information	12	13 Mechanical, Packaging, and Orderable Information	19
8 Detailed Description	13		
8.1 Overview.....	13		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (January 2016) to Revision C (December 2022)	Page
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• Updated thermals for PW package.....	5
• Removed the <i>Supports High-Speed Translation</i> and added the <i>Balanced High-Drive CMOS Push-Pull Outputs</i> section.....	13

Changes from Revision A (February 2007) to Revision B (January 2016)	Page
• 「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加.....	1

5 Pin Configuration and Functions




图 5-1. DB, DGV, or PW Packages, 24-Pin SSOP, TVSOP, or TSSOP (Top View)




图 5-2. RHL Package, 24-Pin VQFN (Top View)

表 5-1. Pin Functions

PIN			TYPE ⁽¹⁾	DESCRIPTION
NAME	SSOP, TVSOP, TSSOP	VQFN		
A1	3	3	I/O	Input/output A1. Referenced to V _{CCA} .
A2	4	4	I/O	Input/output A2. Referenced to V _{CCA} .
A3	5	5	I/O	Input/output A3. Referenced to V _{CCA} .
A4	6	6	I/O	Input/output A4. Referenced to V _{CCA} .
A5	7	7	I/O	Input/output A5. Referenced to V _{CCA} .
A6	8	8	I/O	Input/output A6. Referenced to V _{CCA} .
A7	9	9	I/O	Input/output A7. Referenced to V _{CCA} .
A8	10	10	I/O	Input/output A8. Referenced to V _{CCA} .
B1	21	21	I/O	Input/output B1. Referenced to V _{CCB} .
B2	20	20	I/O	Input/output B2. Referenced to V _{CCB} .
B3	19	19	I/O	Input/output B3. Referenced to V _{CCB} .
B4	18	18	I/O	Input/output B4. Referenced to V _{CCB} .
B5	17	17	I/O	Input/output B5. Referenced to V _{CCB} .
B6	16	16	I/O	Input/output B6. Referenced to V _{CCB} .
B7	15	15	I/O	Input/output B7. Referenced to V _{CCB} .
B8	14	14	I/O	Input/output B8. Referenced to V _{CCB} .
DIR	2	2	I	Direction-control signal. Referenced to V _{CCA} .
$\overline{OE}$	22	22	I	3-state output-mode enables. Pull $\overline{OE}$ high to place all outputs in 3-state mode. Referenced to V _{CCA} .
V _{CCA}	1	1	—	A-port supply voltage. 1.65 V ≤ V _{CCA} ≤ 5.5 V
V _{CCB}	23, 24	23, 24	—	B-port supply voltage. 1.65 V ≤ V _{CCA} ≤ 5.5 V
GND	11, 12, 13	11, 12, 13	—	Ground

(1) I = input, O = output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	V_{CCA} and V_{CCB}	−0.5	6.5	V
Input voltage ⁽²⁾	I/O ports (A port)	−0.5	6.5	V
	I/O ports (B port)	−0.5	6.5	
	Control inputs	−0.5	6.5	
Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾	A port	−0.5	6.5	V
	B port	−0.5	6.5	
Voltage range applied to any output in the high or low state ^{(2) (3)}	A port	−0.5	$V_{CCA} + 0.5$	V
	B port	−0.5	$V_{CCB} + 0.5$	
Input clamp current	$V_I < 0$		−50	mA
Output clamp current	$V_O < 0$		−50	mA
Continuous output current, I_O			±50	mA
Continuous through current	V_{CCA} , V_{CCB} , and GND		±100	mA
Junction temperature, T_J		−40	150	°C
Storage temperature, T_{stg}		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [セクション 6.3](#). Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	
	Machine model (MM)	±200	

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)^{(1) (2) (3)}

			MIN	MAX	UNIT
V_{CCA}	Supply voltage		1.65	5.5	V
V_{CCB}			1.65	5.5	
V_{IH} High-level input voltage ⁽¹⁾	Data inputs ⁽⁴⁾	$V_{CCI} = 1.65 \text{ V to } 4.5 \text{ V}$	$V_{CCI} \times 0.65$		V
		$V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		$V_{CCI} = 3 \text{ V to } 3.6 \text{ V}$	2		
		$V_{CCI} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CCI} \times 0.7$		
V_{IL} Low-level input voltage ⁽¹⁾	Data inputs ⁽⁴⁾	$V_{CCI} = 1.65 \text{ V to } 4.5 \text{ V}$		$V_{CCI} \times 0.35$	V
		$V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	
		$V_{CCI} = 3 \text{ V to } 3.6 \text{ V}$		0.8	
		$V_{CCI} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CCI} \times 0.3$	

6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)^{(1) (2) (3)}

			MIN	MAX	UNIT
V _{IH}	High-level input voltage	Control inputs (referenced to V _{CCA}) ⁽⁵⁾	V _{CCI} = 1.65 V to 4.5 V	V _{CCA} × 0.65	V
			V _{CCI} = 2.3 V to 2.7 V	1.7	
			V _{CCI} = 3 V to 3.6 V	2	
			V _{CCI} = 4.5 V to 5.5 V	V _{CCA} × 0.7	
V _{IL}	Low-level input voltage	Control inputs (referenced to V _{CCA}) ⁽⁵⁾	V _{CCI} = 1.65 V to 4.5 V	V _{CCA} × 0.35	V
			V _{CCI} = 2.3 V to 2.7 V	0.7	
			V _{CCI} = 3 V to 3.6 V	0.8	
			V _{CCI} = 4.5 V to 5.5 V	V _{CCA} × 0.3	
V _I	Input voltage	Control inputs ⁽³⁾	0	5.5	V
V _{I/O}	Input/output voltage ⁽²⁾	Active state	0	V _{CCO}	V
		3-State	0	5.5	
I _{OH}	High-level output current		V _{CCO} = 1.65 V to 4.5 V	–4	mA
			V _{CCO} = 2.3 V to 2.7 V	–8	
			V _{CCO} = 3 V to 3.6 V	–24	
			V _{CCO} = 4.5 V to 5.5 V	–32	
I _{OL}	Low-level output current		V _{CCO} = 1.65 V to 4.5 V	4	mA
			V _{CCO} = 2.3 V to 2.7 V	8	
			V _{CCO} = 3 V to 3.6 V	24	
			V _{CCO} = 4.5 V to 5.5 V	32	
Δt/Δv	Input transition rise or fall rate	Data inputs	V _{CCI} = 1.65 V to 4.5 V	20	ns/V
			V _{CCI} = 2.3 V to 2.7 V	20	
			V _{CCI} = 3 V to 3.6 V	10	
			V _{CCI} = 4.5 V to 5.5 V	5	
T _A	Operating free-air temperature		–40	85	°C

(1) V_{CCI} is the V_{CC} associated with the data input port.

(2) V_{CCO} is the V_{CC} associated with the output port.

(3) All unused control inputs of the device must be held at V_{CCA} or GND to ensure proper device operation and minimize power consumption. See *Implications of Slow or Floating CMOS Inputs*, [SCBA004](#).

(4) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} (max) = V_{CCI} × 0.3 V.

(5) For V_{CCA} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} (max) = V_{CCA} × 0.3 V.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN74LVCH8T245				UNIT
		DB (SSOP)	DGV (TVSOP)	PW (TSSOP)	RHL (VQFN)	
		24 PINS	24 PINS	24 PINS	24 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	88.5	91.1	100.6	37.4	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	48.7	23.7	44.7	38.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	44.1	44.5	55.8	15.2	°C/W
ψ _{JT}	Junction-to-top characterization parameter	12.8	0.6	6.8	0.7	°C/W
ψ _{JB}	Junction-to-board characterization parameter	43.6	44.1	55.4	15.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	—	—	—	4.3	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

All typical limits apply over $T_A = 25^\circ\text{C}$, and all maximum and minimum limits apply over $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted).^{(1) (2)}

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage ⁽¹⁾	$I_{OH} = -100\ \mu\text{A}$, $V_I = V_{IH}$	$V_{CCA} = V_{CCB} = 1.65\ \text{V to } 4.5\ \text{V}$	$V_{CCO} = 0.1$			V
		$I_{OH} = -4\ \text{mA}$, $V_I = V_{IH}$	$V_{CCA} = V_{CCB} = 1.65\ \text{V}$	1.2			
		$I_{OH} = -8\ \text{mA}$, $V_I = V_{IH}$	$V_{CCA} = V_{CCB} = 2.3\ \text{V}$	1.9			
		$I_{OH} = -24\ \text{mA}$, $V_I = V_{IH}$	$V_{CCA} = V_{CCB} = 3\ \text{V}$	2.4			
		$I_{OH} = -32\ \text{mA}$, $V_I = V_{IH}$	$V_{CCA} = V_{CCB} = 4.5\ \text{V}$	3.8			
V_{OL}	Low-level output voltage	$I_{OL} = 100\ \mu\text{A}$, $V_I = V_{IL}$	$V_{CCA} = V_{CCB} = 1.65\ \text{V to } 4.5\ \text{V}$			0.1	V
		$I_{OL} = 4\ \text{mA}$, $V_I = V_{IL}$	$V_{CCA} = V_{CCB} = 1.65\ \text{V}$			0.45	
		$I_{OL} = 8\ \text{mA}$, $V_I = V_{IL}$	$V_{CCA} = V_{CCB} = 2.3\ \text{V}$			0.3	
		$I_{OL} = 24\ \text{mA}$, $V_I = V_{IL}$	$V_{CCA} = V_{CCB} = 3\ \text{V}$			0.55	
		$I_{OL} = 32\ \text{mA}$, $V_I = V_{IL}$	$V_{CCA} = V_{CCB} = 4.5\ \text{V}$			0.55	
I_I	Control inputs	$V_I = V_{CCA}$ or GND	$V_{CCA} = V_{CCB} = 1.65\ \text{V to } 4.5\ \text{V}$		± 0.5	± 2	μA
I_{BHL} ⁽³⁾	Bus-hold low sustaining current	$V_I = 0.58\ \text{V}$	$V_{CCA} = V_{CCB} = 1.65\ \text{V}$		15		μA
		$V_I = 0.7\ \text{V}$	$V_{CCA} = V_{CCB} = 2.3\ \text{V}$		45		
		$V_I = 0.8\ \text{V}$	$V_{CCA} = V_{CCB} = 3\ \text{V}$		75		
		$V_I = 1.35\ \text{V}$	$V_{CCA} = V_{CCB} = 4.5\ \text{V}$		100		
I_{BHH} ⁽⁴⁾	Bus-hold high sustaining current	$V_I = 1.07\ \text{V}$	$V_{CCA} = V_{CCB} = 1.65\ \text{V}$		-15		μA
		$V_I = 1.7\ \text{V}$	$V_{CCA} = V_{CCB} = 2.3\ \text{V}$		-45		
		$V_I = 2\ \text{V}$	$V_{CCA} = V_{CCB} = 3\ \text{V}$		-75		
		$V_I = 3.15\ \text{V}$	$V_{CCA} = V_{CCB} = 4.5\ \text{V}$		-100		
I_{BHLO} ⁽⁵⁾	Bus-hold low overdrive current	$V_I = 0\ \text{to } V_{CC}$	$V_{CCA} = V_{CCB} = 1.95\ \text{V}$		200		μA
			$V_{CCA} = V_{CCB} = 2.7\ \text{V}$		300		
			$V_{CCA} = V_{CCB} = 3.6\ \text{V}$		500		
			$V_{CCA} = V_{CCB} = 5.5\ \text{V}$		900		
I_{BHHO} ⁽⁶⁾	Bus-hold high overdrive current	$V_I = 0\ \text{to } V_{CC}$	$V_{CCA} = V_{CCB} = 1.95\ \text{V}$		-200		μA
			$V_{CCA} = V_{CCB} = 2.7\ \text{V}$		-300		
			$V_{CCA} = V_{CCB} = 3.6\ \text{V}$		-500		
			$V_{CCA} = V_{CCB} = 5.5\ \text{V}$		-900		
I_{off}	Input and output power-off leakage current	V_I or $V_O = 0\ \text{to } 5.5\ \text{V}$	$V_{CCA} = 0\ \text{V}$, $V_{CCB} = 0\ \text{to } 5.5\ \text{V}$	A Port	± 0.5	± 2	μA
			$V_{CCA} = 0\ \text{to } 5.5\ \text{V}$, $V_{CCB} = 0\ \text{V}$	B Port	± 0.5	± 2	
I_{OZ}	Off-state output current	$V_O = V_{CCO}$ or GND, $V_I = V_{CCI}$ or GND	$OE = V_{IH}$	$V_{CCA} = V_{CCB} = 1.65\ \text{V to } 4.5\ \text{V}$	A Port, B Port	± 2	μA
			$OE = X$	$V_{CCA} = 0\ \text{V}$, $V_{CCB} = 5.5\ \text{V}$	B Port	± 2	
			$OE = X$	$V_{CCA} = 5.5\ \text{V}$, $V_{CCB} = 0\ \text{V}$	A Port	± 2	
I_{CCA}	Supply current A port	$V_I = V_{CCI}$ or GND, $I_O = 0$	$V_{CCA} = V_{CCB} = 1.65\ \text{V to } 4.5\ \text{V}$			20	μA
			$V_{CCA} = 5\ \text{V}$, $V_{CCB} = 0\ \text{V}$			20	
			$V_{CCA} = 0\ \text{V}$, $V_{CCB} = 5\ \text{V}$			-2	
I_{CCB}	Supply current B port	$V_I = V_{CCI}$ or GND, $I_O = 0$	$V_{CCA} = V_{CCB} = 1.65\ \text{V to } 4.5\ \text{V}$			20	μA
			$V_{CCA} = 5\ \text{V}$, $V_{CCB} = 0\ \text{V}$			-2	
			$V_{CCA} = 0\ \text{V}$, $V_{CCB} = 5\ \text{V}$			20	
	Combined supply current	$V_I = V_{CCI}$ or GND, $I_O = 0$	$V_{CCA} = V_{CCB} = 1.65\ \text{V to } 4.5\ \text{V}$			30	μA

6.5 Electrical Characteristics (continued)

All typical limits apply over $T_A = 25^\circ\text{C}$, and all maximum and minimum limits apply over $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted).^{(1) (2)}

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ΔI_{CCA} Supply-current change DIR	DIR at $V_{CCA} - 0.6\text{ V}$, B port = open, A port at V_{CCA} or GND $V_{CCA} = V_{CCB} = 3\text{ to }5.5\text{ V}$			50	μA
C_i Input capacitance control inputs	$V_i = V_{CCA}$ or GND $V_{CCA} = V_{CCB} = 3.3\text{ V}$		4	5	pF
C_{io} Input and output capacitance A or B port	$V_O = V_{CCA/B}$ or GND $V_{CCA} = V_{CCB} = 3.3\text{ V}$		8.5	10	pF

- (1) V_{CCO} is the V_{CC} associated with the output port.
- (2) V_{CCI} is the V_{CC} associated with the input port.
- (3) The bus-hold circuit can sink at least the minimum low sustaining current at the V_{IL} maximum. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} maximum.
- (4) The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.
- (5) An external driver must source at least I_{BHLO} to switch this node from low to high.
- (6) An external driver must sink at least I_{BHLO} to switch this node from high to low.

6.6 Switching Characteristics: $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$ (unless otherwise noted) (see [Figure 7-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
t_{PLH}, t_{PHL}	A	B	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	1.7	21.9	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1.3	9.2	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1	7.4	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.4	7.1	
t_{PLH}, t_{PHL}	B	A	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	0.9	23.8	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	0.8	23.6	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	0.7	23.4	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.7	23.4	
t_{PHZ}, t_{PLZ}	$\overline{OE}$	A	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	1.5	29.6	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1.5	29.4	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1.5	29.3	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	1.4	29.2	
t_{PHZ}, t_{PLZ}	$\overline{OE}$	B	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	2.4	32.2	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1.9	13.1	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1.7	12	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	1.3	10.3	
t_{PZH}, t_{PZL}	$\overline{OE}$	A	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	0.4	24	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	0.4	23.8	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	0.4	23.7	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.4	23.7	
t_{PZH}, t_{PZL}	$\overline{OE}$	B	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	1.8	32	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1.5	16	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1.2	12.6	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.9	10.8	

6.7 Switching Characteristics: $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted) (see [Figure 7-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
t_{PLH} , t_{PHL}	A	B	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	1.5	21.4	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1.2	9	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	0.8	6.2	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.6	4.8	
t_{PLH} , t_{PHL}	B	A	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	1.2	9.3	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1	9.1	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1	8.9	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.9	8.8	
t_{PHZ} , t_{PLZ}	$\overline{OE}$	A	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	1.4	9	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1.4	9	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1.4	9	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	1.4	9	
t_{PHZ} , t_{PLZ}	$\overline{OE}$	B	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	2.3	29.6	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1.8	11	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1.7	9.3	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.9	6.9	
t_{PZH} , t_{PZL}	$\overline{OE}$	A	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	1	10.9	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1	10.9	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1	10.9	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	1	10.9	
t_{PZH} , t_{PZL}	$\overline{OE}$	B	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	1.7	28.2	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1.5	12.9	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1.2	9.4	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	1	6.9	

6.8 Switching Characteristics: $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted) (see [Figure 7-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
t_{PLH} , t_{PHL}	A	B	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	1.5	21.2	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1.1	8.8	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	0.8	6.2	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.5	4.4	
t_{PLH} , t_{PHL}	B	A	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	0.8	7.2	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	0.8	6.2	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	0.7	6.1	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.6	6	
t_{PHZ} , t_{PLZ}	$\overline{OE}$	A	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	1.6	8.2	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1.6	8.2	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1.6	8.2	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	1.6	8.2	
t_{PHZ} , t_{PLZ}	$\overline{OE}$	B	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	2.1	29	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1.7	10.3	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1.5	8.6	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.8	6.3	
t_{PZH} , t_{PZL}	$\overline{OE}$	A	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	0.8	8.1	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	0.8	8.1	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	0.8	8.1	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.8	8.1	
t_{PZH} , t_{PZL}	$\overline{OE}$	B	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	1.8	27.7	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1.4	12.4	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1.1	8.5	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.9	6.4	

6.9 Switching Characteristics: $V_{CCA} = 5\text{ V} \pm 0.5\text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see [Figure 7-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
t_{PLH} , t_{PHL}	A	B	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	1.5	21.4	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1	8.8	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	0.7	6	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.4	4.2	
t_{PLH} , t_{PHL}	B	A	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	0.7	7	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	0.4	4.8	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	0.3	4.5	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.3	4.3	
t_{PHZ} , t_{PLZ}	$\overline{OE}$	A	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	0.3	5.4	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	0.3	5.4	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	0.3	5.4	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.3	5.4	
t_{PHZ} , t_{PLZ}	$\overline{OE}$	B	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	2	28.7	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1.6	9.7	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1.4	8	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.7	5.7	
t_{PZH} , t_{PZL}	$\overline{OE}$	A	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	0.7	6.4	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	0.7	6.4	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	0.7	6.4	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.7	6.4	
t_{PZH} , t_{PZL}	$\overline{OE}$	B	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	1.5	27.6	ns
			$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$	1.3	11.4	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1	8.1	
			$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$	0.9	6.5	

6.10 Operating Characteristics

$T_A = 25^\circ\text{C}$

PARAMETER ⁽¹⁾		TEST CONDITIONS		TYP	UNIT
C_{pdA} ⁽²⁾	A-port input, B-port output	$C_L = 0$, $f = 10\text{ MHz}$, $t_r = t_f = 1\text{ ns}$	$V_{CCA} = V_{CCB} = 1.8\text{ V}$	2	pF
			$V_{CCA} = V_{CCB} = 2.5\text{ V}$	2	
			$V_{CCA} = V_{CCB} = 3.3\text{ V}$	2	
			$V_{CCA} = V_{CCB} = 5\text{ V}$	3	
	B-port input, A-port output	$C_L = 0$, $f = 10\text{ MHz}$, $t_r = t_f = 1\text{ ns}$	$V_{CCA} = V_{CCB} = 1.8\text{ V}$	12	
			$V_{CCA} = V_{CCB} = 2.5\text{ V}$	13	
			$V_{CCA} = V_{CCB} = 3.3\text{ V}$	13	
			$V_{CCA} = V_{CCB} = 5\text{ V}$	16	
C_{pdB} ⁽²⁾	A-port input, B-port output	$C_L = 0$, $f = 10\text{ MHz}$, $t_r = t_f = 1\text{ ns}$	$V_{CCA} = V_{CCB} = 1.8\text{ V}$	13	pF
			$V_{CCA} = V_{CCB} = 2.5\text{ V}$	13	
			$V_{CCA} = V_{CCB} = 3.3\text{ V}$	14	
			$V_{CCA} = V_{CCB} = 5\text{ V}$	16	
	B-port input, A-port output	$C_L = 0$, $f = 10\text{ MHz}$, $t_r = t_f = 1\text{ ns}$	$V_{CCA} = V_{CCB} = 1.8\text{ V}$	2	
			$V_{CCA} = V_{CCB} = 2.5\text{ V}$	2	
			$V_{CCA} = V_{CCB} = 3.3\text{ V}$	2	
			$V_{CCA} = V_{CCB} = 5\text{ V}$	3	

(1) See *CMOS Power Consumption and Cpd Calculation*, [SCAA035](#).

(2) Power dissipation capacitance per transceiver.

6.11 Typical Characteristics




FIG 6-1. Voltage vs Current








FIG 6-2. Voltage vs Current

7 Parameter Measurement Information



V_{CCO}	C_L	R_L	V_{TP}
$1.8\text{ V} \pm 0.15\text{ V}$	15 pF	2 kW	0.15 V
$2.5\text{ V} \pm 0.2\text{ V}$	15 pF	2 kW	0.15 V
$3.3\text{ V} \pm 0.3\text{ V}$	15 pF	2 kW	0.3 V
$5\text{ V} \pm 0.5\text{ V}$	15 pF	2 kW	0.3 V

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CCO}$
t_{PHZ}/t_{PZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR = 10 MHz, $Z_O = 50\ \Omega$, $dv/dt \geq 1\text{ V/ns}$.
 - The outputs are measured one at a time, with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .
 - V_{CCI} is the V_{CC} associated with the input port.
 - V_{CCO} is the V_{CC} associated with the output port.
 - All parameters and waveforms are not applicable to all devices.

7-1. Load Circuit and Voltage Waveforms

8.4 Device Functional Modes

表 8-1 lists the functional modes of the SN74LVCH8T245.

表 8-1. Function Table (Each 8-Bit Section)

CONTROL INPUTS ⁽¹⁾		OUTPUT CIRCUITS		OPERATION
$\overline{OE}$	DIR	A PORT	B PORT	
L	L	Enabled	Hi-Z	B data to A bus
L	H	Hi-Z	Enabled	A data to B bus
H	X	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os are always active.

9 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

The SN74LVCH8T245 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The maximum output current can be up to 32 mA when device is powered by 5 V.

9.2 Typical Application




图 9-1. Typical Application Circuit

9.2.1 Design Requirements

For this design example, use the parameters listed in 表 9-1.

表 9-1. Design Parameters

PARAMETERS	VALUES
Input voltage	1.65 V to 5.5 V
Output voltage	1.65 V to 5.5 V

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the SN74LVCH8T245 to determine the input voltage range. For a valid logic high, the value must exceed the V_{IH} of the input port. For a valid logic low, the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the SN74LVCH8T245 is driving to determine the output voltage range.

9.2.2.1 Enable Times

Calculate the enable times for the SN74LVCH8T245 using 式 1, 式 2, 式 3, and 式 4:

$$t_{PZH} \text{ (DIR to A)} = t_{PLZ} \text{ (DIR to B)} + t_{PLH} \text{ (B to A)} \quad (1)$$

$$t_{PZL} \text{ (DIR to A)} = t_{PHZ} \text{ (DIR to B)} + t_{PHL} \text{ (B to A)} \quad (2)$$

$$t_{PZH} \text{ (DIR to B)} = t_{PLZ} \text{ (DIR to A)} + t_{PLH} \text{ (A to B)} \quad (3)$$

$$t_{PZL} \text{ (DIR to B)} = t_{PHZ} \text{ (DIR to A)} + t_{PHL} \text{ (A to B)} \quad (4)$$

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the device initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

9.2.3 Application Curve




图 9-2. Translation Up (1.8 V to 5 V) at 2.5 MHz

10 Power Supply Recommendations

The output-enable ($\overline{OE}$) input circuit is designed so that it is supplied by V_{CCA} and when the $\overline{OE}$ input is high, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the $\overline{OE}$ input pin must be tied to V_{CCA} through a pullup resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pullup resistor to V_{CCA} is determined by the current-sinking capability of the driver.

V_{CCA} or V_{CCB} can be powered up first. If the SN74LVCH8T245 is powered up in a permanently enabled state (for example $\overline{OE}$ is always kept low), pullup resistors are recommended at the input. This ensures proper, glitch-free, power-up. For more information, see [Designing with SN4LVCXT245 and SN74LVCHXT245 Family of Direction Controlled Voltage Translators/Level-Shifters](#). In addition, the $\overline{OE}$ pin may be shorted to GND if the application does not require use of the high-impedance state at any time.


11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, TI recommends the following common printed-circuit board layout guidelines.

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors helps adjust rise and fall times of signals depending on the system requirements.

11.2 Layout Example



11-1. SN74LVCH8T245 Layout

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Designing with SN74LVCXT245 and SN74LVCHXT245 Family of Direction Controlled Voltage Translators/Level-Shifters](#)
- Texas Instruments, [Bus-Hold Circuit](#)
- Texas Instruments, [AVC Logic Family Technology and Applications](#)
- Texas Instruments, [CMOS Power Consumption and Cpd Calculation](#)

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

12.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
74LVCH8T245DGVRG4	Active	Production	TVSOP (DGV) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245
74LVCH8T245DGVRG4.B	Active	Production	TVSOP (DGV) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245
74LVCH8T245RHRLG4	Active	Production	VQFN (RHL) 24	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NJ245
74LVCH8T245RHRLG4.B	Active	Production	VQFN (RHL) 24	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NJ245
SN74LVCH8T245DBR	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245
SN74LVCH8T245DBR.B	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245
SN74LVCH8T245DBRG4	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245
SN74LVCH8T245DBRG4.B	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245
SN74LVCH8T245DGVR	Active	Production	TVSOP (DGV) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245
SN74LVCH8T245DGVR.B	Active	Production	TVSOP (DGV) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245
SN74LVCH8T245PW	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245
SN74LVCH8T245PW.B	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245
SN74LVCH8T245PWE4	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245
SN74LVCH8T245PWR	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245
SN74LVCH8T245PWR.A	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245
SN74LVCH8T245PWRG4	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245
SN74LVCH8T245PWRG4.A	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245
SN74LVCH8T245RHRL	Active	Production	VQFN (RHL) 24	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NJ245
SN74LVCH8T245RHRL.B	Active	Production	VQFN (RHL) 24	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NJ245

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74LVCH8T245DGVRG4	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
74LVCH8T245RHRLRG4	VQFN	RHL	24	1000	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN74LVCH8T245DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVCH8T245DBRG4	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVCH8T245DGVR	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVCH8T245RHRLR	VQFN	RHL	24	1000	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74LVCH8T245DGVRG4	TVSOP	DGV	24	2000	353.0	353.0	32.0
74LVCH8T245RHLRG4	VQFN	RHL	24	1000	213.0	191.0	35.0
SN74LVCH8T245DBR	SSOP	DB	24	2000	353.0	353.0	32.0
SN74LVCH8T245DBRG4	SSOP	DB	24	2000	353.0	353.0	32.0
SN74LVCH8T245DGVR	TVSOP	DGV	24	2000	353.0	353.0	32.0
SN74LVCH8T245RHRLR	VQFN	RHL	24	1000	213.0	191.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN74LVCH8T245PW	PW	TSSOP	24	60	530	10.2	3600	3.5
SN74LVCH8T245PW.B	PW	TSSOP	24	60	530	10.2	3600	3.5
SN74LVCH8T245PWE4	PW	TSSOP	24	60	530	10.2	3600	3.5



4220208/A 02/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220208/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220208/A 02/2017

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

EXAMPLE BOARD LAYOUT


DGV0024A

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 12X



SOLDER MASK DETAILS

4229221/A 12/2022

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DGV0024A

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 12X

4229221/A 12/2022

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN




- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-150



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

RHL0024A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
80% PRINTED COVERAGE BY AREA
SCALE: 18X

4225250/B 12/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated