

SCES726A-NOVEMBER 2008-REVISED NOVEMBER 2013

16-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

Check for Samples: SN74LVCH16T245-EP

FEATURES

TEATOREO	
 Control Inputs V_{IH}/V_{IL} Levels Are Referenced to V_{CCA} Voltage 	DGV PACKAGE (TOP VIEW)
 V_{CC} Isolation Feature – If Either V_{CC} Input Is at GND, All Outputs Are in the High-Impedance State 	1DIR 1 48 1 0E 1B1 2 47 1A1 1B2 3 46 1A2
 Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications 	GND 4 45 GND 1B3 5 44 1A3
 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range 	1B4 0 6 43 0 1A4 V _{CCB} 0 7 42 0 V _{CCA} 1B5 0 8 41 0 1A5
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	1B6 9 40 1A6 GND 10 39 GND
 I_{off} Supports Partial-Power-Down Mode Operation 	1B7 11 38 1A7 1B8 12 37 1A8 2B1 13 36 2A1
 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II 	2B1 13 36 2A1 2B2 14 35 2A2 GND 15 34 GND
ESD Protection Exceeds JESD 22	2B3 16 33 2A3
 2000-V Human-Body Model (A114-A) 	2B4 [17 32] 2A4
 200-V Machine Model (A115-A) 	V _{CCB} [18 31] V _{CCA}
 1000-V Charged-Device Model (C101) 	2B5 19 30 2A5
SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS	2B6 20 29 2A6 GND 21 28 GND 2B7 22 27 2A7
Controlled Baseline One Assembly/Test Site	2B8 23 26 2A8 2DIR 24 25 2 0E

- One Assembly/Test Site
- One Fabrication Site
- Available in Military (-55°C/125°C) Temperature Range (1)
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
- (1) Custom temperature ranges available

DESCRIPTION

This 16-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

The SN74LVCH16T245 is designed so that the control pins (1DIR, 2DIR, $1\overline{OE}$, and $2\overline{OE}$) are supplied by V_{CCA}.

53

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCES726A - NOVEMBER 2008 - REVISED NOVEMBER 2013

www.ti.com

DESCRIPTION (CONTINUED)

The SN74LVCH16T245 is designed for asynchronous com<u>mu</u>nication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (\overline{OE}) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ} .

Active bus-hold circuitry holds unused or undriven data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, then all outputs are in the high-impedance state. The bus-hold circuitry on the powered-up side always stays active.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Table 1. ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE	2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–50°C to 125°C	TVSOP – DGV	Tape and reel	CLVCH16T245MDGVREP	LDHT245MEP
-50°C 10 125°C	TSSOP - DGG	Tape and reel	CLVCH16T245MDGGREP	8UT245MEP


(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


	FUNCTION TABLE ⁽¹⁾ (EACH 16-BIT SECTION)									
CONTROL INPUTS OUTPUT CIRCUITS										
OE	DIR	A PORT	B PORT	OPERATION						
L	L	Enabled	Hi-Z	B data to A bus						
L	Н	Hi-Z	Enabled	A data to B bus						
н	Х	Hi-Z	Hi-Z	Isolation						

(1) Input circuits of the data I/Os are always active.

LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels



To Seven Other Channels

EXAS **STRUMENTS**

SCES726A-NOVEMBER 2008-REVISED NOVEMBER 2013

www.ti.com

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CCA} V _{CCB}	Supply voltage range		-0.5	6.5	V
		I/O ports (A port)	-0.5	6.5	
VI	Input voltage range ⁽²⁾	I/O ports (B port)	-0.5	6.5	V
		Control inputs	-0.5	6.5	
Vo	Voltage range applied to any output	A port	-0.5	6.5	V
	in the high-impedance or power-off state ⁽²⁾	B port	-0.5	6.5	V
V	Veltage range applied to any autout in the high or law state $\binom{2}{3}$	A port	-0.5 \	/ _{CCA} + 0.5	V
Vo	Voltage range applied to any output in the high or low state $^{(2)}$ $^{(3)}$	B port	-0.5 \	/ _{CCB} + 0.5	v
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through each V _{CCA} , V _{CCB} , and GND			±100	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾			58	°C/W
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. (2)

(3) (4) The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.

The package thermal impedance is calculated in accordance with JESD 51-7.

SCES726A - NOVEMBER 2008 - REVISED NOVEMBER 2013

www.ti.com

STRUMENTS

EXAS

Recommended Operating Conditions^{(1) (2) (3)}

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
V _{CCA}	Currely valtage				1.65	5.5	V
V _{CCB}	Supply voltage				1.65	5.5	V
			1.65 V to 1.95 V		V _{CCI} × 0.65		
	High-level	Data innuta (4)	2.3 V to 2.7 V		1.7		V
VIH	input voltage	Data inputs ⁽⁴⁾	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		V _{CCI} × 0.7		
			1.65 V to 1.95 V			$V_{CCI} \times 0.35$	
	Low-level	\mathbf{D} = (a, i, a, a, t, a) (4)	2.3 V to 2.7 V			0.7	
V _{IL}	input voltage	Data inputs ⁽⁴⁾	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCI} \times 0.3$	
			1.65 V to 1.95 V		$V_{CCA} \times 0.65$		
	High-level	Control inputs	2.3 V to 2.7 V		1.7		
VIH	input voltage	(referenced to V_{CCA}) ⁽⁵⁾	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCA} \times 0.7$		
			1.65 V to 1.95 V			$V_{CCA} \times 0.35$	
	Low-level	Control inputs	2.3 V to 2.7 V			0.7	V
V _{IL}	input voltage	(referenced to V_{CCA}) ⁽⁵⁾	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCA} \times 0.3$	
VI	Input voltage	Control inputs			0	5.5	V
v		Active state			0	V _{CCO}	V
V _{I/O}	Input/output voltage	3-State			0	5.5	v
				1.65 V to 1.95 V		-4	
	High lovel output our	rant		2.3 V to 2.7 V		-8	mA
I _{OH}	High-level output cur	ent		3 V to 3.6 V		-24	ШA
				4.5 V to 5.5 V		-32	
				1.65 V to 1.95 V		4	
		oot		2.3 V to 2.7 V		8	A
I _{OL}	Low-level output curr	ent		3 V to 3.6 V		24	mA
				4.5 V to 5.5 V		32	
			1.65 V to 1.95 V			20	
A+/A.,	Input transition	Data inputa	2.3 V to 2.7 V			20	~~ //
Δt/Δv	rise or fall rate	Data inputs	3 V to 3.6 V			10	ns/V
			4.5 V to 5.5 V			5	
T _A	Operating free-air ter	nperature			-40	85	°C

V_{CCI} is the V_{CC} associated with the data input port.
 V_{CCO} is the V_{CC} associated with the output port.
 All unused control inputs of the device must be held at V_{CCA} GND to ensure proper device operation and minimize power consumption. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V.
 For V_{CCA} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V.

SCES726A-NOVEMBER 2008-REVISED NOVEMBER 2013

www.ti.com

Electrical Characteristics⁽¹⁾ ⁽²⁾

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONE	ITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT
		I _{OH} = −100 μA,	$V_I = V_{IH}$	1.65 V to 4.5 V	1.65 V to 4.5 V				V _{CCO} - 0.1		
		$I_{OH} = -4 \text{ mA},$	$V_I = V_{IH}$	1.65 V	1.65 V				1.2		
V _{ОН}		$I_{OH} = -8 \text{ mA},$	$V_{I} = V_{IH}$	2.3 V	2.3 V				1.9		V
		I _{OH} = -24 mA,	$V_I = V_{IH}$	3 V	3 V				2.4		
		I _{OH} = -32 mA,	$V_I = V_{IH}$	4.5 V	4.5 V				3.8		
		I _{OL} = 100 μA,	$V_{I} = V_{IL}$	1.65 V to 4.5 V	1.65 V to 4.5 V					0.1	
			$V_I = V_{IL}$	1.65 V	1.65 V					0.45	
V _{OL}			$V_I = V_{IL}$	2.3 V	2.3 V					0.3	V
		I _{OL} = 24 mA,	$V_{I} = V_{IL}$	3 V	3 V					0.55	
		I _{OL} = 32 mA,	$V_I = V_{IL}$	4.5 V	4.5 V					0.55	
l _l	Control inputs	$V_I = V_{CCA}$ or GND		1.65 V to 5.5 V	1.65 V to 5.5 V		±0.5	±1		±2	μA
	+	V _I = 0.58 V		1.65 V	1.65 V				15		
(2)	V _I = 0.7 V		2.3 V	2.3 V				45		
BHL ⁽³)	V ₁ = 0.8 V		3 V	3 V				75		μA
		V _I = 0.1.35 V		4.5 V	4.5 V				100		
		V _I = 1.07 V		1.65 V	1.65 V				-15		
0	N	V _I = 1.7 V		2.3 V	2.3 V				-45		
внн ⁽⁴	F)	$V_1 = 2 V$		3 V	3 V –75		μA				
		V _I = 3.15 V		4.5 V	4.5 V				-100		
				1.95 V	1.95 V				200		
	(5)			2.7 V	2.7 V				300		
BHLO	(5)	$V_{I} = 0$ to V_{CC}		3.6 V	3.6 V				500		μA
				5.5 V	5.5 V				900		
				1.95 V	1.95 V				-200		
	(6)			2.7 V	2.7 V				-300		
внно	(0)	$V_I = 0$ to V_{CC}		3.6 V	3.6 V				-500		μA
				5.5 V	5.5 V				-900		
	A port		.,	0 V	0 to 5.5 V		±0.5	±1		±2	
off	B port	$V_{\rm I}$ or $V_{\rm O}$ = 0 to 5.5	V	0 to 5.5 V	0 V		±0.5	±1		±2	μA
	A or B port	$V_{O} = V_{CCO}$ or	$\overline{OE} = V_{IH}$	1.65 V to 5.5 V	1.65 V to 5.5 V			±1		±2	
OZ	B port	GND, V _I = V _{CCI} or GND	$\overline{OE} = don't$	0 V	5.5 V			±1		±2	μA
	A port		care	5.5 V	0 V			±1		±2	
	·			1.65 V to 5.5 V	1.65 V to 5.5 V					20	
CCA		$V_I = V_{CCI}$ or GND,	$I_{O} = 0$	5 V	0 V					20	μA
				0 V	5 V					-2	
				1.65 V to 5.5 V	1.65 V to 5.5 V					20	
ССВ		$V_I = V_{CCI}$ or GND,	I _O = 0	5 V	0 V					-2	μA
			-	0 V	5 V					20	
I _{CCA} +	Ісся	$V_{I} = V_{CCI}$ or GND,	$l_0 = 0$	1.65 V to 5.5 V	1.65 V to 5.5 V					30	μA

 V_{CCO} is the V_{CC} associated with the output port.
 V_{CCI} is the V_{CC} associated with the input port.
 The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then regime it to V_L max. and then raising it to $V_{\text{IL}}\xspace$ max.

(4) The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

An external driver must source at least I_{BHLO} to switch this node from low to high. (5)

An external driver must sink at least IBHHO to switch this node from high to low. (6)

Copyright © 2008–2013, Texas Instruments Incorporated

SCES726A - NOVEMBER 2008 - REVISED NOVEMBER 2013

www.ti.com

Electrical Characteristics^{(1) (2)} (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN TYP MAX	MIN MAX	UNIT
ΔI_{CCA}	DIR	DIR at $V_{CCA} - 0.6 V$, B port = open, A port at V_{CCA} or GND	3 V to 5.5 V	3 V to 5.5 V		50	μA
Ci	Control inputs	$V_{I} = V_{CCA}$ or GND	3.3 V	3.3 V	4	5	pF
C _{io}	A or B port	$V_{O} = V_{CCA/B}$ or GND	3.3 V	3.3 V	8.5	10	pF

Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 1.8 V ± 0.15 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V _{CCB} = 1 ± 0.15		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		V _{ССВ} = ± 0.5		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	В	1.7	21.9	1.3	9.2	1	7.4	0.4	7.1	ns
t _{PHL}	~	В	1.7	21.3	1.5	3.2	I	7.4	0.4	7.1	115
t _{PLH}	В	А	0.9	23.8	0.8	23.8	0.7	23.4	0.7	23.4	ns
t _{PHL}	В	~	0.9	23.0	0.0	23.0	0.7	23.4	0.7	23.4	115
t _{PHZ}	OE	А	1.5	29.6	1.5	29.4	1.5	29.3	1.4	29.2	ns
t _{PLZ}	0L	~	1.5	23.0	1.5	23.4	1.5	23.5	1.4	23.2	113
t _{PHZ}	OE	В	2.4	32.2	1.9	13.1	1.7	12	1.3	10.3	ns
t _{PLZ}	OL	D	2.4	52.2	1.5	15.1	1.7	12	1.5	10.5	113
t _{PZH}	OE	А	0.4	24	0.4	23.8	0.4	23.7	0.4	23.7	ns
t _{PZL}	UL UL		0.4	24	0.4	23.0	0.4	23.7	0.4	23.1	115
t _{PZH}	OE	В	1.8	32	1.5	18	1.2	12.6	0.9	10.8	ns
t _{PZL}	0L	В	1.0	52	1.5	10	1.2	12.0	0.9	10.0	115

Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V _{CCB} = ± 0.1		V _{CCB} = 2 ± 0.2		V _{ССВ} = ± 0.3		V _{ССВ} = ± 0.{		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	В	1.5	21.4	1.2	9	0.8	6.2	0.6	4.8	20
t _{PHL}	A	D	1.5	21.4	1.2	9	0.0	0.2	0.0	4.0	ns
t _{PLH}	в	А	1.2	9.3	1	9.1	1	8.9	0.9	8.8	200
t _{PHL}	Б	A	1.2	9.5	I	9.1	1	0.9	0.9	0.0	ns
t _{PHZ}	OE	А	1.4	9	1.4	9	1.4	9	1.4	9	20
t _{PLZ}	ÜE	A	1.4	9	1.4	9	1.4	9	1.4	9	ns
t _{PHZ}	OE	В	2.3	29.6	1.8	11	1.7	9.3	0.9	6.9	20
t _{PLZ}	UE	D	2.3	29.0	1.0	11	1.7	9.5	0.9	0.9	ns
t _{PZH}	OE	А	1	10.9	1	10.9	1	10.9	1	10.9	200
t _{PZL}	UE	A	1	10.9	I	10.9	I	10.9	I	10.9	ns
t _{PZH}	OE	В	1.7	28.2	1.5	12.9	1.2	9.4	1	6.9	20
t _{PZL}	UE	D	1.7	20.2	1.5	12.9	1.2	9.4	I	6.9	ns



SCES726A-NOVEMBER 2008-REVISED NOVEMBER 2013

www.ti.com

Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = ± 0.15		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		V _{CCB} = ± 0.5		UNIT
	(INFUT)	(001901)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	- A	В	1.6	21.2	1.1	8.8	0.8	6.2	0.6	4.4	ns
t _{PHL}	~	В	1.0	21.2	1.1	0.0	0.8	0.2	0.0	4.4	115
t _{PLH}	В	А	0.8	7.2	0.8	6.2	0.7	6.1	0.6	6	ns
t _{PHL}	В	~	0.0	1.2	0.8	0.2	0.7	0.1	0.0	0	115
t _{PHZ}	OE	А	1.6	8.2	1.6	8.2	1.6	8.2	1.6	8.2	ns
t _{PLZ}	0L	~	1.0	0.2	1.0	0.2	1.0	0.2	1.0	0.2	115
t _{PHZ}	OE	В	2.1	29	1.7	10.3	1.5	8.8	0.8	6.3	ns
t _{PLZ}	UL UL	В	2.1	29	1.7	10.5	1.5	0.0	0.0	0.5	115
t _{PZH}	OE	А	0.8	7.8	0.8	8.1	0.8	8.1	0.8	8.1	ns
t _{PZL}		~	0.0	7.0	0.8	0.1	0.8	0.1	0.8	0.1	115
t _{PZH}	OE	В	1.8	27.7	1.4	12.4	1.1	8.5	0.8	6.4	ns
t _{PZL}	UL UL	в	1.0	21.1	1.4	12.4	1.1	0.5	0.0	0.4	115

Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 5 V \pm 0.5 V$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V _{CC} = 1 ± 0.15		V _{CC} = ± 0.2		V _{CC} = ± 0.3		V _{CC} = ± 0.5		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	В	1.5	21.4	1	8.8	0.7	6	0.4	4.2	ns
t _{PHL}	~	D	1.5	21.4	1	0.0	0.7	0	0.4	4.2	115
t _{PLH}	в	А	0.7	7	0.4	4.8	0.3	4.5	0.3	4.3	ns
t _{PHL}	D	A	0.7	1	0.4	4.0	0.3	4.5	0.3	4.3	115
t _{PHZ}	OE	А	0.3	5.4	0.3	5.4	0.3	5.4	0.3	5.4	ns
t _{PLZ}	UL	~	0.5	5.4	0.5	5.4	0.5	5.4	0.5	5.4	115
t _{PHZ}	OE	В	2	28.7	1.8	9.7	1.4	8	0.7	5.7	ns
t _{PLZ}	OL	В	2	20.7	1.0	9.7	1.4	0	0.7	5.7	115
t _{PZH}	OE	А	0.7	6.4	0.7	6.4	0.7	6.4	0.7	6.4	20
t _{PZL}	UE	A	0.7	0.4	0.7	0.4	0.7	0.4	0.7	0.4	ns
t _{PZH}	OE	В	1.5	27.6	1.3	11.4	1	8.1	0.9	6	20
t _{PZL}	UE	D	1.5	27.0	1.3	11.4	I	0.1	0.9	0	ns

Operating Characteristics


T_A = 25�C

	PARAMETER	TEST CONDITIONS	V _{CCA} = V _{CCB} = 1.8 V TYP	V _{CCA} = V _{CCB} = 2.5 V TYP	V _{CCA} = V _{CCB} = 3.3 V TYP	V _{CCA} = V _{CCB} = 5 V TYP	UNIT
c (1)	A-port input, B-port output		2	2	2	3	
C _{pdA} ⁽¹⁾	B-port input, A-port output	$C_{L} = 0,$	18	19	19	22	~ -
c (1)	A-port input, B-port output	f = 10 MHz, $t_r = t_f = 1 \text{ ns}$	18	19	20	22	pF
C _{pdB} ⁽¹⁾	B-port input, A-port output		2	2	2	2	

(1) Power dissipation capacitance per transceiver

Copyright © 2008–2013, Texas Instruments Incorporated

SCES726A - NOVEMBER 2008 - REVISED NOVEMBER 2013



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , dv/dt \geq 1 V/ns, dv/dt \geq 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

8



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CLVCH16T245MDGGREP	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	8UT245MEP
CLVCH16T245MDGVREP	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LDHT245MEP
V62/09605-01XE	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	8UT245MEP
V62/09605-01YE	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LDHT245MEP

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVCH16T245-EP :



20-May-2025

• Catalog : SN74LVCH16T245

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVCH16T245MDGGREP	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
CLVCH16T245MDGVREP	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVCH16T245MDGGREP	TSSOP	DGG	48	2000	356.0	356.0	45.0
CLVCH16T245MDGVREP	TVSOP	DGV	48	2000	353.0	353.0	32.0

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated