

## SN74LVC1G139 2-to-4 ライン・デコーダ

### 1 特長

- テキサス・インスツルメンツの NanoStar™ および NanoFree™ パッケージで供給
- 5V V<sub>CC</sub>動作をサポート
- 5.5Vまでの入力電圧に対応
- V<sub>CC</sub>への降圧変換をサポート
- 3.3Vおよび15pFで最大t<sub>pd</sub>が4.9ns
- 低消費電力、最大I<sub>CC</sub> 10μA
- 3.3Vにおいて±24mAの出力駆動能力
- I<sub>off</sub>により活線挿抜、部分的パワーダウン・モード、バック・ドライブ保護をサポート
- JESD 78, Class II準拠で100mA超のラッチアップ性能
- JESD22を超えるESD保護
  - 2000V、人体モデル(A114-A)
  - 200V、マシン・モデル(A115-A)
  - 1000V、荷電デバイス・モデル(C101)

### 2 アプリケーション

- AVレシーバ
- ソリッド・ステート・ドライブ(SSD): クライアントおよびエンタープライズ
- テレビ: LCD、デジタル、高解像度(HD)
- タブレット: エンタープライズ
- ビデオ・アナリティクス: サーバー

### 3 概要

SN74LVC1G139 2-to-4 ライン・デコーダは、1.65V～5.5VのV<sub>CC</sub>で動作するように設計されています。

SN74LVC1G139 2-to-4 ライン・デコーダは、伝搬遅延時間を極めて短くする必要がある、高速メモリ・デコーディングやデータ・ルーティングといった用途に適しています。高性能メモリ・システムでは、このデコーダを使用することにより、システム・デコードの影響を最小限に抑制できます。高速イネーブル回路を使用する高速メモリと組み合わせた場合、このデコーダの遅延時間とメモリのイネーブル時間は通常、メモリの標準的なアクセス時間を下回ります。これは、SN74LVC1G139による実効的なシステム遅延時間は極めて短いということを意味しています。

NanoStarおよびNanoFreeパッケージは、デバイス・パッケージの概念を大きく変える技術であり、ダイをパッケージとして使用します。


このデバイスは、I<sub>off</sub>を使用する部分的パワーダウン・アプリケーション用に完全に動作が規定されています。I<sub>off</sub>回路が出力をディスエーブルにするため、電源切断時にデバイスに電流が逆流して損傷に至ることを回避できます。

#### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
SN74LVC1G139DCT	SM8 (8)	2.95mm×2.80mm
SN74LVC1G139DCU	VSSOP (8)	2.30mm×2.00mm
SN74LVC1G139YZP	DSBGA (8)	1.91mm×0.91mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

#### 概略回路図



## 目次

<b>1 特長</b>	1	9.2 Functional Block Diagram	10
<b>2 アプリケーション</b>	1	9.3 Feature Description	10
<b>3 概要</b>	1	9.4 Device Functional Modes	10
<b>4 改訂履歴</b>	2	<b>10 Application and Implementation</b>	11
<b>5 Pin Configuration and Functions</b>	3	10.1 Application Information	11
<b>6 Specification</b>	4	10.2 Typical Application	11
6.1 Absolute Maximum Ratings	4	<b>11 Power Supply Recommendations</b>	12
6.2 ESD Ratings	4	<b>12 Layout</b>	12
6.3 Recommended Operating Conditions	5	12.1 Layout Guidelines	12
6.4 Thermal Information	5	12.2 Layout Example	12
6.5 Electrical Characteristics	6	<b>13 デバイスおよびドキュメントのサポート</b>	13
6.6 Switching Characteristics	6	13.1 ドキュメントのサポート	13
6.7 Operating Characteristics	6	13.2 コミュニティ・リソース	13
<b>7 Typical Characteristics</b>	7	13.3 商標	13
<b>8 Parameter Measurement Information</b>	8	13.4 静電気放電に関する注意事項	13
<b>9 Detailed Description</b>	10	13.5 Glossary	13
9.1 Overview	10	<b>14 メカニカル、パッケージ、および注文情報</b>	13

## 4 改訂履歴


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision D (February 2014) から Revision E に変更	Page
• Updated the YZP package drawing.	3

Revision C (December 2005) から Revision D に変更	Page
• 「アプリケーション」セクション、「製品情報」の表、「ESD定格」の表、「熱に関する情報」の表、「代表的特性」セクション、「機能説明」セクション、「デバイスの機能モード」、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加 ...	1

Revision B (December 2005) から Revision C に変更	Page
• ドキュメントを新しいTIデータシートのフォーマットに更新	1
• 「特長」を更新。	1
• 「注文情報」の表を削除。	1

## 5 Pin Configuration and Functions



### Pin Functions

PIN			I/O	DESCRIPTION
NAME	DCT, DCU	YZP		
A	1	A1	I	Address input, bit 0
B	2	B1	I	Address input, bit 1
Y <sub>3</sub>	3	C1	O	Output 3, low when B is high and A is high
GND	4	D1	—	Ground
Y <sub>2</sub>	5	D2	O	Output 2, low when B is high and A is low
Y <sub>1</sub>	6	C2	O	Output 1, low when B is low and A is high
Y <sub>0</sub>	7	B2	O	Output 0, low when B is low and A is low
V <sub>CC</sub>	8	A2	—	Power pin

## 6 Specification

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply Voltage, $V_{CC}$		-0.5	6.5	V
Input Voltage, $V_I$		-0.5	6.5	V
Voltage applied to any output in the high-impedance or power-off state, $V_O$ <sup>(2)</sup>		-0.5	6.5	V
Voltage applied to any output in the high or low state, $V_O$ <sup>(2)(3)</sup>		-0.5	$V_{CC} + 0.5$	V
Input clamp current, $I_{IK}$	$V_I < 0$		-50	mA
Output clamp current, $I_{OK}$	$V_O < 0$		-50	mA
Continuous output current, $I_O$			$\pm 50$	mA
Continuous current through $V_{CC}$ or GND, $I_{CC}$			$\pm 100$	mA
Junction temperature, $T_J$			150	°C
Storage temperature, $T_{STG}$		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of  $V_{CC}$  is provided in the *Recommended Operating Conditions* table.

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 2500$	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 1500$	
	Machine model	$\pm 200$	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	Operating	1.65	5.5	V
		Data retention only	1.5		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		
		V <sub>CC</sub> = 3 V to 3.6 V	2		
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.7 × V <sub>CC</sub>		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.35 × V <sub>CC</sub>		V
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7		
		V <sub>CC</sub> = 3 V to 3.6 V	0.8		
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.3 × V <sub>CC</sub>		
V <sub>I</sub>	Input voltage		0	5.5	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 1.65 V		-4	mA
		V <sub>CC</sub> = 2.3 V		-8	
		V <sub>CC</sub> = 3 V		-16	
		V <sub>CC</sub> = 4.5 V		-24	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 1.65 V		4	mA
		V <sub>CC</sub> = 2.3 V		8	
		V <sub>CC</sub> = 3 V		16	
		V <sub>CC</sub> = 4.5 V		24	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		32	ns/V
		V <sub>CC</sub> = 3.3 V ± 0.3 V		20	
		V <sub>CC</sub> = 5 V ± 0.5 V		15	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

- (1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the [Implications of Slow or Floating CMOS Inputs application report](#).

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	SN74LVC1G139			UNIT	
	DCT (SM8)	DCU (VSSOP)	YZP (DSBGA)		
	8 PINS	8 PINS	8 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	194	195	106	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	124	74	1.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	106	74	11	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	48	6.7	3.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	105	73	11	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	—	—	—	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

## 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{OH}$ High-level output voltage	$I_{OH} = -100 \mu A, V_{CC} = 1.65 V$ to $5.5 V$	$V_{CC} - 0.1$			V
	$I_{OH} = -4 mA, V_{CC} = 1.65 V$		1.2		
	$I_{OH} = -8 mA, V_{CC} = 2.3 V$		1.9		
	$I_{OH} = -16 mA, V_{CC} = 3 V$		2.4		
	$I_{OH} = -24 mA, V_{CC} = 3 V$		2.3		
	$I_{OH} = -32 mA, V_{CC} = 4.5 V$		3.8		
$V_{OL}$ Low-level output voltage	$I_{OL} = 100 \mu A, V_{CC} = 1.65 V$ to $5.5 V$		0.1		V
	$I_{OL} = 4 mA, V_{CC} = 1.65 V$		0.45		
	$I_{OL} = 8 mA, V_{CC} = 2.3 V$		0.3		
	$I_{OL} = 16 mA, V_{CC} = 3 V$		0.4		
	$I_{OL} = 24 mA, V_{CC} = 3 V$		0.55		
	$I_{OL} = 32 mA, V_{CC} = 4.5 V$		0.55		
$I_I$ Inflection-point current	A or B inputs: $V_I = 5.5 V$ or GND, $V_{CC} = 0$ to $5.5 V$		$\pm 1$		$\mu A$
$I_{off}$ Off-state current	$V_I$ or $V_O = 5.5 V$ , $V_{CC} = 0$		$\pm 5$		$\mu A$
$I_{CC}$ Supply current	$V_I = 5.5 V$ or GND, $I_O = 0$ , $V_{CC} = 1.65 V$ to $5.5 V$		10		$\mu A$
$\Delta I_{CC}$ Supply current change	One input at $V_{CC} = 0.6 V$ , other inputs at $V_{CC}$ or GND, $V_{CC} = 3 V$ to $5.5 V$		500		$\mu A$
$C_i$ Input capacitance	$V_I = V_{CC}$ or GND, $V_{CC} = 3.3 V$		4		pF

(1) All typical values are at  $V_{CC} = 3.3 V$ ,  $T_A = 25^\circ C$ .

## 6.6 Switching Characteristics

over recommended operating free-air temperature range,  $C_L = 15 pF$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT	
$t_{pd}$ Propagation delay time	A or B-to-Y	See 表 2	$V_{CC} = 1.8 V \pm 0.15 V$	2.7	15.3	ns	
			$V_{CC} = 2.5 V \pm 0.2 V$	1.5	7.5		
			$V_{CC} = 3.3 V \pm 0.3 V$	0.9	4.9		
			$V_{CC} = 5 V \pm 0.5 V$	0.8	3.6		
	See 表 3		$V_{CC} = 1.8 V \pm 0.15 V$	3	16.7		
			$V_{CC} = 2.5 V \pm 0.2 V$	1.6	8.2		
			$V_{CC} = 3.3 V \pm 0.3 V$	1.2	5.9		
			$V_{CC} = 5 V \pm 0.5 V$	1.1	4.2		


## 6.7 Operating Characteristics

$T_A = 25^\circ C$

PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
$C_{pd}^{(1)}$ Power dissipation capacitance	$f = 10 MHz$	$V_{CC} = 1.8 V$			31		pF
		$V_{CC} = 2.5 V$			34		
		$V_{CC} = 3.3 V$			36		
		$V_{CC} = 5 V$			39		

(1) Two outputs switching.

## 7 Typical Characteristics



(1) Short is 2 inverter path. Long is 3 inverter path.

図 1. Propagation Delay vs VCC


## 8 Parameter Measurement Information

Unless otherwise noted, all input pulses are supplied by generators that have the following characteristics:

- PRR  $\leq$  10 MHz
- $Z_0 = 50 \Omega$

注

All parameters and waveforms are not applicable to all devices.



(1)  $C_L$  includes probe and jig capacitance.

图 2. Load Circuit

表 1. Loading Conditions for Parameter

TEST	S1
$t_{PLH}^{(1)}, t_{PHL}^{(1)}$	Open
$t_{PLZ}^{(2)}, t_{PZL}^{(3)}$	$V_{LOAD}$
$t_{PHZ}^{(2)}, t_{PZH}^{(3)}$	GND

(1)  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

(2)  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .


(3)  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .

表 2. Loading Conditions for  $V_{CC}$  – Case 1


$V_{CC}$	INPUTS		$V_M$	$V_{LOAD}$	$C_L$	$R_L$	$V_A$
	$V_I$	$t_r/t_f$					
$1.8 \text{ V} \pm 0.15 \text{ V}$	$V_{CC}$	$\leq 2 \text{ ns}$	$V_{CC} / 2$	$2 \times V_{CC}$	15 pF	$1 \text{ M}\Omega$	0.15 V
$2.5 \text{ V} \pm 0.2 \text{ V}$	$V_{CC}$	$\leq 2 \text{ ns}$	$V_{CC} / 2$	$2 \times V_{CC}$	15 pF	$1 \text{ M}\Omega$	0.15 V
$3.3 \text{ V} \pm 0.3 \text{ V}$	3 V	$\leq 2.5 \text{ ns}$	1.5 V	6 V	15 pF	$1 \text{ M}\Omega$	0.3 V
$5 \text{ V} \pm 0.5 \text{ V}$	$V_{CC}$	$\leq 2.5 \text{ ns}$	$V_{CC} / 2$	$2 \times V_{CC}$	15 pF	$1 \text{ M}\Omega$	0.3 V

表 3. Loading Conditions for  $V_{CC}$  – Case 2

$V_{CC}$	INPUTS		$V_M$	$V_{LOAD}$	$C_L$	$R_L$	$V_A$
	$V_I$	$t_r/t_f$					
$1.8 \text{ V} \pm 0.15 \text{ V}$	$V_{CC}$	$\leq 2 \text{ ns}$	$V_{CC} / 2$	$2 \times V_{CC}$	30 pF	$1 \text{ M}\Omega$	0.15 V
$2.5 \text{ V} \pm 0.2 \text{ V}$	$V_{CC}$	$\leq 2 \text{ ns}$	$V_{CC} / 2$	$2 \times V_{CC}$	30 pF	$500 \text{ M}\Omega$	0.15 V
$3.3 \text{ V} \pm 0.3 \text{ V}$	3 V	$\leq 2.5 \text{ ns}$	1.5 V	6 V	30 pF	$500 \text{ M}\Omega$	0.3 V
$5 \text{ V} \pm 0.5 \text{ V}$	$V_{CC}$	$\leq 2.5 \text{ ns}$	$V_{CC} / 2$	$2 \times V_{CC}$	30 pF	$500 \text{ M}\Omega$	0.3 V




**図 3. Voltage Waveforms: Pulse Duration**




- (1) The outputs are measured one at a time, with one transition per measurement.

**図 4. Voltage Waveforms: Propagation Delay Times Inverting And Noninverting Outputs**



**図 5. Voltage Waveforms: Setup and Hold Times**



- (1) Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.  
(2) Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
(3) The outputs are measured one at a time, with one transition per measurement.


**図 6. Voltage Waveforms: Enable and Disable Times, Low- and High-Level Enabling**

## 9 Detailed Description

### 9.1 Overview

The LVC1G139 device decodes the 2-bit input to one of the four outputs. The B input is the most significant bit and the Y outputs are active low. The propagation delays are very short and well matched (see [图 1](#)). Supply voltage from 1.65-V to 5.5-V is supported.

### 9.2 Functional Block Diagram



### 9.3 Feature Description

NanoStar and NanoFree package technology is a major breakthrough in device packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### 9.4 Device Functional Modes

[表 4](#) lists the functional modes of the SN74LVC1G139 device.

表 4. Function Table

INPUTS		OUTPUTS			
B	A	$Y_0$	$Y_1$	$Y_2$	$Y_3$
L	L	L	H	H	H
L	H	H	L	H	H
H	L	H	H	L	H
H	H	H	H	H	L

## 10 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

The SN74LVC1G139 device is a 2-of-4 decoder and demultiplexer. This device decodes the 2-bit address on inputs A (bit 0) and B (bit 1) then provides a logic low on the matching address output. It can produce 24 mA of drive current at 3.3 V, making it ideal for driving multiple outputs.

### 10.2 Typical Application

This is an address line decoder using a 16-bit bus example; address bus lines 14 and 15 are decoded and drive four active low chip selects. Each output covers 16K address space mapped by the address bus lines 0 through 13.




図 7. Typical Application Diagram

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure

##### 1. Recommended Input Conditions:

- Rise time and fall time specifications ( $\Delta t/\Delta V$ ) are shown in the [Recommended Operating Conditions](#) table.
- Specified high ( $V_{IH}$ ) and low voltage ( $V_{IL}$ ) levels are shown in the [Recommended Operating Conditions](#) table.
- Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .

##### 2. Recommend Output Conditions:

- Load currents should not exceed 50 mA per output and 100 mA total for the part.
- Series resistors on the output may be used if the user desires to slow the output edge signal or limit the output current.

## Typical Application (continued)

### 10.2.3 Application Curve




図 8.  $I_{CC}$  vs Frequency  
Load is 15 pF

## 11 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a  $0.1\text{-}\mu F$  capacitor is recommended. If there are multiple  $V_{CC}$  terminals, then  $0.01\text{-}\mu F$  or  $0.022\text{-}\mu F$  capacitors are recommended for each power terminal. Parallel multiple bypass capacitors are allowed to reject different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of noise. The bypass capacitor must be installed as close to the power terminal as possible for the best results.

## 12 Layout

### 12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in 図 9 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient.

### 12.2 Layout Example




図 9. Layout Diagram

## 13 デバイスおよびドキュメントのサポート

### 13.1 ドキュメントのサポート

#### 13.1.1 関連資料

関連資料については、以下を参照してください。

テキサス・インスツルメンツ、『[低速またはフローティングCMOS入力の影響』アプリケーション・レポート](#)

### 13.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** [TIのE2E \( Engineer-to-Engineer \) コミュニティ](#)。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

**設計サポート** [TIの設計サポート](#) 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 13.3 商標

NanoStar, NanoFree, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 13.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 13.5 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

## 14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあります、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
74LVC1G139DCTRE4	Active	Production	SSOP (DCT)   8	3000   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-40 to 85	C39 (R, Z)
74LVC1G139DCTRE4.B	Active	Production	SSOP (DCT)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C39 (R, Z)
74LVC1G139DCURG4.B	Active	Production	VSSOP (DCU)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C39R
74LVC1G139DCUTG4	Active	Production	VSSOP (DCU)   8	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C39R
74LVC1G139DCUTG4.B	Active	Production	VSSOP (DCU)   8	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C39R
SN74LVC1G139DCTR	Active	Production	SSOP (DCT)   8	3000   LARGE T&R	Yes	NIPDAU   SN   NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2WB5, C39) (R, Z)
SN74LVC1G139DCTR.B	Active	Production	SSOP (DCT)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2WB5, C39) (R, Z)
SN74LVC1G139DCTT	Active	Production	SSOP (DCT)   8	250   SMALL T&R	Yes	NIPDAU   SN   NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2WB5, C39) (R, Z)
SN74LVC1G139DCTT.B	Active	Production	SSOP (DCT)   8	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2WB5, C39) (R, Z)
SN74LVC1G139DCUR	Active	Production	VSSOP (DCU)   8	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(C39J, C39Q, C39R)
SN74LVC1G139DCUR.B	Active	Production	VSSOP (DCU)   8	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	(C39J, C39Q, C39R)
SN74LVC1G139DCUT	Active	Production	VSSOP (DCU)   8	250   SMALL T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(C39J, C39Q, C39R)
SN74LVC1G139DCUT.B	Active	Production	VSSOP (DCU)   8	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	(C39J, C39Q, C39R)
SN74LVC1G139DCUTG4.B	Active	Production	VSSOP (DCU)   8	250   SMALL T&R	-	Call TI	Call TI	-40 to 85	
SN74LVC1G139YZPR	Active	Production	DSBGA (YZP)   8	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	DFN
SN74LVC1G139YZPR.B	Active	Production	DSBGA (YZP)   8	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	DFN

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74LVC1G139DCTRE4	SSOP	DCT	8	3000	177.8	12.4	3.45	4.4	1.45	4.0	12.0	Q3
74LVC1G139DCUTG4	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC1G139DCTR	SSOP	DCT	8	3000	180.0	12.4	3.15	4.35	1.55	4.0	12.0	Q3
SN74LVC1G139DCTT	SSOP	DCT	8	250	180.0	12.4	3.15	4.35	1.55	4.0	12.0	Q3
SN74LVC1G139DCUR	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC1G139DCUT	VSSOP	DCU	8	250	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC1G139DCUT	VSSOP	DCU	8	250	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC1G139YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74LVC1G139DCTRE4	SSOP	DCT	8	3000	183.0	183.0	20.0
74LVC1G139DCUTG4	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC1G139DCTR	SSOP	DCT	8	3000	190.0	190.0	30.0
SN74LVC1G139DCTT	SSOP	DCT	8	250	190.0	190.0	30.0
SN74LVC1G139DCUR	VSSOP	DCU	8	3000	180.0	180.0	18.0
SN74LVC1G139DCUT	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC1G139DCUT	VSSOP	DCU	8	250	180.0	180.0	18.0
SN74LVC1G139YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0


# PACKAGE OUTLINE

**DCU0008A**



**VSSOP - 0.9 mm max height**

SMALL OUTLINE PACKAGE



4225266/A 09/2014

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-187 variation CA.

# EXAMPLE BOARD LAYOUT


DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 25X



4225266/A 09/2014

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 25X

4225266/A 09/2014

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.


# DCT0008A



## PACKAGE OUTLINE

### SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.

# EXAMPLE BOARD LAYOUT


DCT0008A

SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4220784/C 06/2021

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DCT0008A

SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X


4220784/C 06/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.


# PACKAGE OUTLINE

**YZP0008**



**DSBGA - 0.5 mm max height**

DIE SIZE BALL GRID ARRAY



4223082/A 07/2016

**NOTES:**


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


YZP0008

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:40X



SOLDER MASK DETAILS  
NOT TO SCALE

4223082/A 07/2016

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.  
For more information, see Texas Instruments literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YZP0008

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



4223082/A 07/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1)お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](http://ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated