









SN74LV574A JAJSPD6K - APRIL 1998 - REVISED FEBRUARY 2023

SN74LV574A 3 ステート出力、オクタル・エッジ・トリガ D タイプ・フリップ・フロップ

1 特長

- 2V~5.5V の V_{CC} で動作
- 最大 t_{pd} 7.1ns (5V 時)
- 標準 V_{OLP} (出力グランド・バウンス) $< 0.8 \text{V (V}_{CC} = 3.3 \text{V}, T_A = 25 ^{\circ}\text{C})$
- 標準 V_{OHV} (出力 V_{OH} アンダーシュート) $> 2.3V (V_{CC} = 3.3V, T_A = 25^{\circ}C)$
- すべてのポートで混在モード電圧動作をサポート
- I_{off}により部分的パワーダウン・モードでの動作を サポート
- JESD 17 準拠で 250mA 超のラッチアップ性能

2 アプリケーション

- サーバー
- LED ディスプレイ
- ネットワーク・スイッチ
- 通信インフラ
- モーター・ドライバ
- ・ I/O エクスパンダ

3 概要

'LV574A デバイスは、2V~5.5V の V_{CC} で動作するよ うに設計された、オクタル・エッジ・トリガ型 Dタ イプ・フリップ・フロップです。


これらのデバイスは、大きな容量性負荷または比較的 低いインピーダンスの負荷の駆動用に設計された 3 ステート出力を備えています。本デバイスは、バッフ ァ・レジスタ、I/O ポート、双方向バス・ドライバ、 およびワーキング・レジスタの実装に特に適していま

クロック (CLK) 入力の立ち上がり遷移時に、Q 出力 がデータ (D) 入力で設定されたロジック・レベルに設 定されます。

パッケージ情報⁽¹⁾

部品番号	パッケージ	本体サイズ (公称)
	DB (SSOP、16)	6.2 × 5.3mm
	DGV (TVSOP、16)	3.6 × 4.4mm
SN74LV574A	DW (SOIC、16)	10.3 × 7.5mm
SINTALVSTAA	NS (SOP、16)	10.3 × 5.3mm
	PW (TSSOP、16)	5 × 4.4mm
	RGY (VQFN、16)	4 × 3.5mm

利用可能なすべてのパッケージについては、このデータシー トの末尾にある注文情報を参照してください。



To Seven Other Channels

論理図 (正論理)



Table of Contents

1 特長 1	7 Parameter Measurement Information	10
2 アプリケーション1	8 Detailed Description	11
3 概要1	8.1 Overview	
4 Revision History2	8.2 Functional Block Diagram	11
5 Pin Configuration and Functions3	8.3 Feature Description	12
6 Specifications4	8.4 Device Functional Modes	
6.1 Absolute Maximum Ratings4	9 Application and Implementation	
6.2 ESD Ratings4	9.1 Application Information	
6.3 Recommended Operating Conditions5	9.2 Typical Application	
6.4 Thermal Information5	9.3 Power Supply Recommendations	14
6.5 Electrical Characteristics6	9.4 Layout	15
6.6 Timing Requirements, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}6$	10 Device and Documentation Support	
6.7 Timing Requirements, V _{CC} = 3.3 V ± 0.3 V	10.1 Documentation Support	16
6.8 Timing Requirements, V _{CC} = 5 V ± 0.5 V	10.2 Receiving Notification of Documentation Updates	
6.9 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V8	10.3 Support Resources	16
6.10 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V8	10.4 Trademarks	16
6.11 Switching Characteristics, V _{CC} = 5 V ± 0.5 V8	10.5 Electrostatic Discharge Caution	16
6.12 Noise Characteristics8	10.6 Glossary	16
6.13 Operating Characteristics9	11 Mechanical, Packaging, and Orderable	
6.14 Typical Characteristics9	Information	16

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Ci	nanges 1	rom Revision J (Decembe	r 2022) to Revision K (F	ebruary 2023)	Pag
•	「特長.	」セクションを追加			

Product Folder Links: SN74LV574A

English Data Sheet: SCLS412



5 Pin Configuration and Functions




図 5-1. DB, DGV, DW, NS, or PW Package (Top View)




図 5-2. RGY Package (Top View)

表 5-1. Pin Functions

	A 3-1. Fill Full Culons								
PIN	l	TYPE	Description						
NO.	NAME	2	Besonption						
1	ŌĒ		Clear all channels, active low						
2	1D		Channel 1, D input						
3	2D	T	Channel 2, D input						
4	3D	I	Channel 3, D input						
5	4D	I	Channel 4, D input						
6	5D	- 1 I	Channel 5, D input						
7	6D	I	Channel 6, D input						
8	7D	I	Channel 7, D input						
9	8D	I	Channel 8, D input						
10	GND	_	Ground						
11	CLK	I	Clock Pin						
12	8Q	0	Channel 8, Q output						
13	7Q	0	Channel 7, Q output						
14	6Q	0	Channel 6, Q output						
15	5Q	0	Channel 5, Q output						
16	4Q	0	Channel 4, Q output						
17	3Q	0	Channel 3, Q output						
18	2Q	0	Channel 2, Q output						
19	1Q	0	Channel 1, Q output						
20	V _{CC}	_	Power Pin						



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

				MIN	MAX	UNIT
V _{CC}	Supply voltage range				7	V
VI	Input voltage range ⁽²⁾			-0.5	7	V
Vo	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾				7	V
Vo	Output voltage range applied in the high or low state ^{(2) (3)}				V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0			-20	mA
I _{OK}	Output clamp current	V _O < 0			-50	mA
Io	Continuous output current $V_O = 0$ to V_{CC}				±35	mA
	Continuous current through V _{CC} or GND				±70	mA
T _{stg}	Storage temperature range			-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5-V maximum.

6.2 ESD Ratings

				VALUE	UNIT
		Human-Body Model (A114-A)		±2000	
V _(ESD)	Electrostatic discharge	Machine Model (A115-A)	O	±200	V
		Charged-Device Model (C101)		±1000	1

Product Folder Links: SN74LV574A

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		,	MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
\/	High lovel input valtage	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V
V _{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		
		V _{CC} = 2 V		0.5	
V	Low level input veltage	V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3	V
V _{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3	V
		V _{CC} = 4.5 V to 5.5 V		V _{CC} × 0.3	
VI	Input voltage		0	5.5	V
Vo	Output voltage	High or low state	0	V _{cc}	V
VO	Output voltage	3-state	0	5.5	V
		V _{CC} = 2 V	1,0	-50	μΑ
	High-level output current	V _{CC} = 2.3 V to 2.7 V		-2	
I _{OH}	nigii-level output current	V _{CC} = 3 V to 3.6 V		-8	mA
		V _{CC} = 4.5 V to 5.5 V	9	-16	
		V _{CC} = 2 V		50	μA
	Low-level output current	V _{CC} = 2.3 V to 2.7 V		2	
I _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		8	mA
		V _{CC} = 4.5 V to 5.5 V		16	
		V _{CC} = 2.3 V to 2.7 V		200	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature		-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs.

6.4 Thermal Information

				SN74L	.V574A				
Т	THERMAL METRIC(1)	DB	DGV	DW	GQN	NS	PW	RGY	UNIT
		20 PINS							
$R_{\theta JA}$	Junction-to-ambient thermal resistance	70	92	58	78	60	83	37	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

English Data Sheet: SCLS412



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1		V
V	I _{OH} = -2 mA	2.3 V	2		
V _{OH}	$I_{OH} = -8 \text{ mA}$	3 V	2.48		
	I _{OH} = -16 mA	4.5 V	3.8		
V _{OL}	I _{OL} = 50 μA	2 V to 5.5 V		0.1	V
	I _{OH} = 2 mA	2.3 V		0.4	
	I _{OL} = 8 mA	3 V		0.44	
	I _{OL} = 16 mA	4.5 V		0.55	
I ₁	V _I = 5.5 V or GND	0 to 5.5 V		±1	μA
I _{OZ}	V _O = VCC or GND	5.5 V		±5	μA
I _{CC}	V _I = VCC or GND, I _O = 0	5.5 V		20	μA
I _{off}	V _I or V _O = 0 to 5.5 V	0		5	μA
Ci	V _I = V _{CC} or GND	3.3 V		1.8	pF

6.6 Timing Requirements, V_{CC} = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted)

			T _A = 25°C	SN74L	SN74LV574A	
			MIN MA	XX MIN	MAX	UNIT
t _w	Pulse duration	CLK high or low	7	7		
t _{su}	Setup time	High or low before CLK↑	5.5	5.5		ns
t _h	Hold time	Data after CLK↑	2	2		

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated



6.7 Timing Requirements, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted)

			T _A = 25°	T _A = 25°C		V574A	UNIT
			MIN	MAX	MIN	MAX	ONII
t _w	Pulse duration	CLK high or low	5		5		
t _{su}	Setup time	High or low before CLK↑	3.5		3.5		ns
t _h	Hold time	Data after CLK↑	1.5		1.5		

6.8 Timing Requirements, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted)

			T _A = 25°C		T _A = 25°C SN74LV574A		UNIT
			MIN	MAX	MIN	MAX	UNII
t _w	Pulse duration	CLK high or low	5		5		
t _{su}	Setup time	High or low before CLK↑	3.5		3.5		ns
t _h	Hold time	Data after CLK↑	1.5		1.5		

Product Folder Links: SN74LV574A

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



6.9 Switching Characteristics, V_{CC} = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	•	T _A = 25°C		SN74L	V574A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNII
f			C _L = 15 pF	60	100		50		MHz
T _{max}			C _L = 50 pF	50	85		40		IVITZ
t _{pd}	CLK	Q			9.6	16.6	1	20	
t _{en}	ŌĒ	Q	C _L = 15 pF		9.2	16.1	1	19	
t _{dis}	ŌĒ	Q			6.5	12.8	1	15	
t _{pd}	CLK	Q			11.6	19.6	1	23	ns
t _{en}	ŌĒ	Q	C _L = 50 pF		10.9	19	1	22	
t _{dis}	ŌĒ	Q			8.4	17.5	1	20	
t _{sk(o)}						2		2	

6.10 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	T _A = 25°C			SN74LV	/574A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNII
f			C _L = 15 pF	80	145		65		MHz
T _{max}			C _L = 50 pF	50	120	60	45		IVITZ
t _{pd}	CLK	Q			6.8	13.2	1	15.5	
t _{en}	ŌĒ	Q	C _L = 15 pF		6.4	12.8	1	15	
t _{dis}	ŌĒ	Q			4.8	13	1	15	
t _{pd}	CLK	Q			8.1	16.7	1	19	ns
t _{en}	ŌĒ	Q	C _L = 50 pF		7.7	16.3	1	18.5	
t _{dis}	ŌĒ	Q	C _L = 50 pr		6.1	15	1	17	
t _{sk(o)}						1.5		1.5	

6.11 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	T _A = 25°C			SN74LV57	'4A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	1E31 CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNII
f			C _L = 15 pF	130	205		110		MHz
t _{max}			C _L = 50 pF	85	175		75		IVITIZ
t _{pd}	CLK	Q			4.8	8.6	1	10	
t _{en}	ŌĒ	Q	C _L = 15 pF		4.6	9	1	10.5	
t _{dis}	ŌĒ	Q			3.5	9	1	10.5	
t _{pd}	CLK	Q			5.7	10.6	1	12	ns
t _{en}	ŌĒ	Q	$-C_1 = 50 \text{ pF}$		5.5	11	1	12.5	
t _{dis}	ŌĒ	Q	- CL = 50 pr		4.1	10.1	1	11.5	
t _{sk(o)}			7			1		1	

6.12 Noise Characteristics

 $V_{CC} = 3.3 \text{ V}, C_1 = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{(1)}$

	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}	·	0.7	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.6	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		2.8		V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V

Product Folder Links: SN74LV574A

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



 V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25° $C^{(1)}$

	PARAMETER	MIN	TYP	MAX	UNIT
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V


(1) Characteristics are for surface-mount packages only.

6.13 Operating Characteristics

T_A = 25°C

	PARAMETER	TEST CON	NDITIONS	V _{cc}	TYP	UNIT	
C	Power dissipation canacitance	Outputs	C ₁ = 50 pF	f = 10 MHz	3.3 V	20.4	nE
C _{pd}	Power dissipation capacitance	enabled	C _L = 50 pr	1 – 10 MHZ	5 V	23.8	p⊦


6.14 Typical Characteristics



English Data Sheet: SCLS412



7 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_r ≤ 3 ns, t_f ≤ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

INVERTING AND NONINVERTING OUTPUTS

図 7-1. Load Circuit and Voltage Waveforms

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SCLS412

LOW- AND HIGH-LEVEL ENABLING



8 Detailed Description

8.1 Overview


A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

8.2 Functional Block Diagram



To Seven Other Channels

図 8-1. Logic Diagram (Positive Logic)

Product Folder Links: SN74LV574A



8.3 Feature Description

8.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance mode, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a $10-k\Omega$ resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

8.3.2 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.

8.3.3 Partial Power Down (I_{off})

This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the loff specification in the *Electrical Characteristics* table.

8.3.4 Clamp Diode Structure

注意

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

Product Folder Links: SN74LV574A

Copyright © 2023 Texas Instruments Incorporated






図 8-2. Electrical Placement of Clamping Diodes for Each Input and Output

8.4 Device Functional Modes

表 8-1. Function Table

	INPUTS(1)		OUTPUT Q					
ŌĒ	CLK	D	COTFOIQ					
L	1	Н	Н					
L	1	L	1 0					
L	L, H, ↓	Х	Q ₀					
Н	X	X	Z					

Product Folder Links: SN74LV574A

(1) H = High Voltage Level, L = Low Voltage Level, X = Do not Care, Z = High Impedance



9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

The SN74LV574A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are 5 V tolerant allowing for down translation to V_{CC} .

9.2 Typical Application

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; it will, however, ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74LV574A to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)}) \Omega$. This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M Ω ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

9.2.3 Application Curves




図 9-1. Simplified Functional Diagram Showing Clock Operation

9.3 Power Supply Recommendations

Submit Document Feedback

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01 μ F or 0.022 μ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1 μ F and 1.0 μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

English Data Sheet: SCLS412



9.4 Layout

9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or VCC, whichever makes more sense for the logic function or is more convenient.

9.4.1.1 Layout Example




図 9-2. Layout Example for the SN74LV574A in TSSOP

Product Folder Links: SN74LV574A



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SCLS412

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(-)	(=)			(5)	(4)	(5)		(0)
SN74LV574ADBR	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV574A
SN74LV574ADBR.A	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV574A
SN74LV574ADGVR	Active	Production	TVSOP (DGV) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV574A
SN74LV574ADGVR.A	Active	Production	TVSOP (DGV) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV574A
SN74LV574ADW	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-40 to 85	LV574A
SN74LV574ADWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV574A
SN74LV574ADWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV574A
SN74LV574ANSR	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV574A
SN74LV574ANSR.A	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV574A
SN74LV574APW	Obsolete	Production	TSSOP (PW) 20	-	-	Call TI	Call TI	-40 to 85	LV574A
SN74LV574APWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV574A
SN74LV574APWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV574A
SN74LV574APWT	Obsolete	Production	TSSOP (PW) 20	-	-	Call TI	Call TI	-40 to 85	LV574A
SN74LV574ARGYR	Active	Production	VQFN (RGY) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LV574A
SN74LV574ARGYR.A	Active	Production	VQFN (RGY) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LV574A

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV574ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LV574ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV574ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LV574ANSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LV574APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LV574ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1




www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV574ADBR	SSOP	DB	20	2000	353.0	353.0	32.0
SN74LV574ADGVR	TVSOP	DGV	20	2000	353.0	353.0	32.0
SN74LV574ADWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74LV574ANSR	SOP	NS	20	2000	356.0	356.0	45.0
SN74LV574APWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74LV574ARGYR	VQFN	RGY	20	3000	353.0	353.0	32.0






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 3.5 x 4.5, 0.5 mm pitch


PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated